FPCNA: A field programmable carbon nanotube array

Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'09

Volumn , Issue , 2009, Pages 161-170

  Dong, Chen ^a   Chilstedt, Scott ^a   Chen, Deming ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Algorithms; Design; Experimentation; Performance

Indexed keywords

CAD FLOW; CARBON NANOTUBE ARRAY; EXPERIMENTATION; FPGA ARCHITECTURES; FPGA CIRCUITS; GAUSSIAN; NANO-SWITCHES; NANOSCALE CIRCUITS; NANOSWITCH; NON-GAUSSIAN; PERFORMANCE; PERFORMANCE GAIN; PLACEMENT AND ROUTING; PROCESS VARIATION; PROMISING MATERIALS; RANDOM MIXTURES; TECHNOLOGY NODES;

CARBON NANOTUBES; ELECTRONIC PROPERTIES; LOGIC GATES; RANDOM VARIABLES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 67650677770     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1508128.1508154     Document Type: Conference Paper

References (38)

1. E. Ahmed and J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," IEEE Trans. on VLSI, Vol 12, No. 3, pp. 288-298, March 2004.
2. V. Betz, J. Rose and A. Marquardt, "Architecture and CAD for Deep-Submicron FPGAs," Kluwer Academic Publishers, February 1999.
3. D. Chen and J. Cong, "DAOmap: A Depth-Optimal Area Optimization Mapping Algorithm for FPGA Designs," ICCAD, Nov. 2004.
4. A. DeHon, "Nanowire-based programmable architectures," ACM Journal on Emerging Technologies in Computing Systems, vol.1, no. 2, pp. 109-162, 2005.
5. J. Deng, et al., "Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections," International Solid-State Circuits Conference, 2007.
6. C. Dong, D. Chen, S. Haruehanroengra, and W. Wang, "3-D nFPGA: A Reconfigurable Architecture for 3-D CMOS/Nanomaterial Hybrid Digital Circuits," IEEE Transactions on Circuits and Systems I, Vol.54, Issue 11, pp. 2489-2501, Nov. 2007.
7. A. Gayasen, N. Vijaykrishana, M. J. Irwin, "Exploring Technology Alternatives for Nano-Scale FPGA Interconnects", DAC, 2005.
8. S. C. Goldstein and M. Budiu, "NanoFabric: Spatial Computing using Molecular Electronics," Int. Symp. on Computer Architecture, 2001.
9. A. Hassanien, et al., "Selective Etching of Metallic Single-Wall Carbon Nanotubes with Hydrogen Plasma," Nanotechnology, Vol.16, pp. 278 - 281, 2005. (Pubitemid 40274856)
10. S. Kaeriyama, et al., "A Nonvolatile Programmable Solid-Electrolyte Nanometer Switch", IEEE Journal of Solid-State Circuits, Vol.40, No.1, pp. 168-176, Jan. 2005.
11. S. J. Kang, et al., "High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes," Nature Nanotechnology, Vol.2, Issue 4, pp. 230-236, 2007. (Pubitemid 46739814) (Pubitemid 46739814)
12. Y. Li, et al., "Preferential Growth of Semiconducting Single-Walled Carbon Nanotubes by a Plasma Enhanced CVD Method," Nano Letters, vol.4, pp. 317, 2004.
13. X. Liu, S. Han, and C. Zhou, "Novel Nanotube-on-Insulator (NOI) Approach toward Single-Walled Carbon Nanotube Devices," Nano Lett. (Letter), 6(1), pp 34-39, 2006. (Pubitemid 43166099)
14. Y. Massoud and A. Nieuwoudt, "Modeling and Design Challenges and Solutions for Carbon Nanotube-Based Interconnect in Future High Performance Integrated Circuits," ACM Journal on Emerging Technologies in Computing Systems, vol.2, no. 3, pp. 155-196, 2006. (Pubitemid 44631523)
15. P. McEuen, M. Fuhrer, and H. Park, "Single-Walled Carbon Nanotube Electronics," Tran. on Nanotechnology, Vol.1, No. 1, Mar. 2002.
16. R. M. P. Rad and M. Tehranipoor, "A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing," DAC 2006.
17. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "A Circuit- Compatible Model of Ballistic Carbon Nanotube Field-Effect Transistors," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, pp. 1411-1420, 2004
18. E. M. Sentovich et. al. "SIS: A System for Sequential Circuit Synthesis," Dept. of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, 1992.
19. G. Snider and S. Williams, "Nano/CMOS architecture using a fieldprogrammable nanowire interconnect," Nanotechnology, vol.18, 2007.
20. G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like logic in defective nanoscale crossbars," Nanotechnology, vol.15, 2004.
21. N. Srivastava and K. Banerjee, "Performance Analysis of Carbon Nanotube Interconnects for VLSI Applications," ICCAD, pp. 383- 390, 2005. (Pubitemid 44815743) (Pubitemid 44815743)
22. D. B. Strukov and K. K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol.16, no. 888-900, 2005.
23. B. Q. Wei, R. Vajtai, and P. M. Ajayan, "Reliability and Current Carrying Capacity of Carbon Nanotubes," Applied Physics Letter, vol.79, no. 8, pp. 1172-1174, 2001. (Pubitemid 33596872)
24. W. Zhang, N. Jha, and L. Shang, "NATURE: A Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture," DAC, 2006.
25. S. Sivaswamy and K. Bazargan, "Variation-aware routing for FPGAs", Intl Symp. on Field programmable gate arrays, 2007.
26. NRAM™, Nantero, http://www.nantero.com/tech.html.
27. J.W. Ward, M. Meinhold, B.M. Segal, J. Berg, R. Sen, R. Sivarajan, D.K. Brock, T. Rueckes, "A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes," Non- Volatile Memory Technology Symposium, 2004, vol., no., pp. 34- 38, 15-17 Nov. 2004
28. N. Patil, A. Lin, E. Myers, H.S.-P. Wong and S. Mitra, "Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures," 2008 Symp. VLSI Technology, 2008.
29. Y. Zhou, S. Thekkel, and S. Bhunia, "Low power FPGA design using hybrid CMOS-NEMS approach," International Symposium on Low Power Electronics and Design, August, 2007.
30. Carbon Nanotubes http://phycomp.technion.ac.il/~talimu/structure.html
31. D. Boning, S. Nassif, "Models of Process Variations in Device and Interconnect," Design of High-Perfromance Microprocessor Circuits, Wiley-IEEE Press, ISBN: 978-0-7803-6001-03, 2000.
32. A. Devgan, C. Kashyap, "Block-based static timing analysis with uncertainty, " ICCAD 2003, pp 607-614.
33. J. Liou, K. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," DAC 2001, pp 661-666
34. C. Visweswariah, K. Ravindran, K. Kalafala, S.G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," DAC 2004, pp 331-336.
35. S. J. Kang, C. Kocabas, H. S. Kim, Q. Cao, M.A. Meitl, D. Y. Khang, and J.A. Rogers, "Printed multilayer superstructures of aligned single-walled carbon nanotubes for electronic applications," Nano Letters, v 7, n 11, Nov. 2007, p 3343-3348. (Pubitemid 350216027)
36. E. Pop, "The role of electrical and thermal contact resistance for Joule breakdown of single-wall carbon nanotube," Nanotechnology, v 19, n 29, 23 July 2008, p 295202 (5 pp.)
37. Y. Lin, M. Hutton, L. He, "Placement and Timing for FPGAs Considering Variations," Field Programmable Logic and Applications, 2006. FPL'06. International Conference on, vol., no., pp.1-7, 28-30 Aug. 2006
38. International Technology Roadmap for Semiconductors, http://www.itrs.net/ .