Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2012, Pages 197-202

  Wang, Yuhao ^a   Zhang, Chun ^a   Yu, Hao ^a   Zhang, Wei ^b  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

3d stacking; cbram; crossbar; data retention; non volatile memory

Indexed keywords

3D STACKING; CBRAM; CROSSBAR; DATA-RETENTION; NON-VOLATILE MEMORIES;

DESIGN; LOW POWER ELECTRONICS; THREE DIMENSIONAL;

RANDOM ACCESS STORAGE;

EID: 84865559566     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2333660.2333709     Document Type: Conference Paper

References (22)

1. B. Lee and et.al., "Phase-Change Technology and the Future of Main Memory," IEEE Micro, 2010.
2. K. Tsuchida and et.al., "A 64Mb MRAM with clamped-reference and adequate-reference schemes," in Proc. ISSCC, 2010.
3. D. Halupka and et.al., "Negative-resistance read and write schemes for STT-MRAM in 0.13 um CMOS," in Proc. ISSCC, 2010.
4. X. Wu and et.al., "Hybrid cache architecture with disparate memory technologies," in Proc. ISCA, 2009.
5. S. Yu and H. Wong, "Compact Modeling of Conducting-Bridge Random-Access Memory (CBRAM)," IEEE Electron Devices, 2011.
6. S. Dietrich and et.al., "A nonvolatile 2-Mbit CBRAM memory core featuring advanced read and program control," IEEE JSSC, 2007.
7. S. Sheu and et.al., "A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability," in Proc. ISSCC, 2011.
8. C. Gopalan and et.al., "Demonstration of Conductive Bridging Random Access Memory (CBRAM) in Logic CMOS Process," in Proc. IMW, 2010.
9. 2/W Conductive-Bridge Memory Cells," IEEE Electron Device Lett., 2012.
10. G. Loh, "3D-Stacked Memory Architectures for Multi-core Processors," in Proc. ISCA, 2008.
11. N. Minas and et.al., "3D integration: Circuit design, test, and reliability challenges," in Proc. IOLTS, 2010.
12. C. Hua and et.al., "Distributed data-retention power gating techniques for column and row co-controlled embedded SRAM," in Proc. MTDT, 2005.
13. J. Xie and et.al., "3D memory stacking for fast checkpointing/ restore applications," in Proc. 3DIC, 2010.
14. M. Koga and et.al., "First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells," in Proc. ICFPL, 2010.
15. X. Dong and et.al., "PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM," in Proc. ICCAD, 2009.
16. W. Lu and et.al., "A Functional Hybrid Memristor Crossbar-Array/CMOS System for Data Storage and Neuromorphic Applications," Nano Lett., 2011.
17. E. Seevinck and et.al., "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," IEEE JSSC, 1991.
18. CACTI: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. [Online]. Available: http://www.hpl.hp.com/ research/cacti/
19. J. Hennessy and D. Patterson, Computer architecture: a quantitative approach, 2011.
20. International technology roadmap of semiconductor. [Online]. Available: http://www.itrs.net
21. H. Qin and et.al., "SRAM leakage suppression by minimizing standby supply voltage," in Proc. ISQED, 2004.
22. T. Nagai and et.al., "A 65nm low-power embedded DRAM with extended data-retention sleep mode," in Proc. ISSCC, 2006.