CMOS/nano co-design for crossbar-based molecular electronic systems

IEEE Transactions on Nanotechnology

Volumn 2, Issue 4, 2003, Pages 217-230

  Ziegler, Matthew M ^a   Stan, Mircea R ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

Author keywords

Crossbar architectures; Molecular electronics; Nanocircuits; Nanoelectronics; Nanotechnology; Very large scale integration (VLSI)

Indexed keywords

DATA STORAGE EQUIPMENT; ELECTRIC CONDUCTANCE; INTERFACES (MATERIALS); NANOTECHNOLOGY; PRODUCT DESIGN; TECHNOLOGICAL FORECASTING; VLSI CIRCUITS;

CROSSBAR ARCHITECTURES; MOLECULAR ELECTRONICS; NANOCIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 3042808315     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2003.820804     Document Type: Conference Paper

References (42)

1. R. F. Service, "Molecules get wired," Science, vol. 294, pp. 2442-2443, Dec. 2001.
2. J. C. Ellenbogen and J. C. Love, "Architectures for molecular electronic computers. I. Logic structures and an adder designed from molecular electronic diodes," Proc IEEE, vol. 88, pp. 386-426, Mar. 2000.
3. P. J. Kuekes and R. S. Williams, "Demultimplexer for a Molecular Wire Crossbar Network (MWCN DEMUX)," U.S. Patent 6 256 767, July 2001.
4. S. C. Goldstein and M. Budiu, "Nanofabrics: spatial computing using molecular nanoelectronics," in Proc. 28th Int. Symp. Computer Architecture, June 2001, pp. 178-191.
5. A. DeHon, "Array-based architecture for fet-based, nanoscale electronics," IEEE Trans. Nanotechnol., vol. 2, pp. 23-32, Mar. 2003.
6. M. M. Ziegler and M. R. Stan, "A case for cmos/nano co-design," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 348-352.
7. K. S.Kwan S. Kwok and J. C.James C. Ellenbogen, "Moletronics: Future electronics," Materials Today, pp. 28-37, Feb. 2002.
8. J. M. Tour, W. L. Van Zandt, C. P. Husband, S. M. Husband, L. S. Wilson, P. D. Franzon, and D. P. Nackashi, "Nanocell logic gates for molecular computing," IEEE Trans. Nanotechnol., vol. 1, pp. 100-109, June 2002.
9. M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: from devices and interconnect to circuits and architecture," Proc. IEEE, pp. 1940-1957, Nov. 2003, to be published.
10. C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddart, P. J. Kuekes, R. S. Williams, and J. R. Heath, "Electronically configurable molecular-based logic gates," Science, vol. 285, pp. 391-394, July 1999.
11. Y. Huang, X. Duan, Y. Cui, L. J. Lauhon, K. Kim, and C. M. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, pp. 1313-1316, Nov. 2001.
12. Y. Luo, C. P. Collier, J. O. Jeppesen, K. A. Nielson, E. Delonno, G. Ho, J. Perkins, H. Tseng, T. Yamamoto, J. F. Stoddart, and J. R. Heath, "Two-dimensional molecular electronics circuits," ChemPhysChem, vol. 3, pp. 519-525, 2002.
13. Y. Chen, G. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale molecular-switch crossbar circuits," Nanotechnol., vol. 14, pp. 462-468, 2003.
14. P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular-wire crossbar interconnect (MWCI) for signal routing and communications," U.S. Patent 6314019, Nov. 2001.
15. A. DeHon, "Array-based architecture for molecular electronics," in Proc. 1st Workshop Non-Silicon Computation (NSC-1), Feb. 2002, pp. 70-77.
16. O. Turel and K. Likharev, "Crossnets: possible neuromorphic networks based on nanoscale components," Int. J. Circuit Theory Applicat., vol. 31, no. 1, 2003.
17. M. M. Ziegler and M. R. Stan, "Design and analysis of crossbar circuits for molecular nanoelectronics," in Proc. IEEE Nanotechnology Conf. Aug. 2002, pp. 323-327.
18. R. J. Luyken and F. Hofmann, "Concepts for hybrid cmos-molecular nonvolatile memories," Nanotechnol., vol. 14, pp. 273-276, 2003.
19. M. M. Ziegler and M. R. Stan, "The cmos/nano interface from a circuits perspective," in Proc. Int. Symp. Circuits Systems, May 2003. pp. IV-904-IV-907.
20. P. Farm, E. Dubrova, and H. Tenhunen. "Nanoeda: architecture and design methodology for nano-scale electronic systems," in Proc. Swedish System-on-Chip Conf., Apr. 2003.
21. P. Farm and E. Dubrova, "Fast multilevel logic optimization using local transformations," in Proc. Int. Workshop Logic Synthesis, May 2003.
22. Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks." Science, vol. 291, pp. 630-633, Jan. 2001.
23. T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C. Cheung, and C. M. Lieber, "Carbon nanotube-based nonvolatile random access memory for molecular computing," Science, vol. 289, pp. 94-97, July 2000.
24. A. R. Pease, J. O. Jeppesen, J. F. Stoddart, Y. Luo, C. P. Collier, and J. R. Heath, "Switching devices based on interlocked molecules," Accounts. Chem. Res., vol. 34. no. 6, pp. 433-444, 2001.
25. C. P. Collier, J. O. Jeppesen, Y. Luo, J. Perkins, E. W. Wong, J. R. Heath, and J. F. Stoddart, "Molecular-based electronically switchable tunnel junction devices," J. Amer. Chem. Soc., vol. 123, pp. 12632-12641, Dec. 2001.
26. X. Li, D. R. Stewart, Y. Chen, D. A. A. Ohlberg, and R. S. Williams, "Nanoscale molecular-switch devices fabricated by imprint lithography," Appl. Phys. Lett., vol. 82, no. 10, pp. 1610-1612, Mar. 2003.
27. W. J. Gallagher, J. H. Kaufman, S. S. Papworth, and R. E. Scheuerlein, "Magnetic Memory Array Using Magnetic Tunnel Junction Devices in the Memory Cells." U.S. Patent 5 640343, June 1997.
28. B. N. Engel, N. D. Rizzo, J. Janesky, J. M. Slaughter, R. Dave, M. DeHerrera, M. Durlam, and S. Tehrani, "The science and technology of magnetoresistive tunneling memory," IEEE Trans. Nanotechnol., vol. 1, pp. 32-38, Mar. 2002.
29. V. Derycke, R. Martel, J. Appenzeller, and P.Ph. Avouris, "Carbon nanotube inter- and intramolecular logic gates," Nano Lett., vol. 0, no. 0, 2001.
30. A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, "Logic circuits with carbon nanotube transistors," Science, vol. 294, pp. 1317-1320, Nov. 2001.
31. X. Liu, C. Lee, and C. Zhou, "Carbon nanotube field-effect inverters," Appl. Phys. Lett., vol. 79. no. 20, pp. 3329-3331, Nov. 2001.
32. Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," Nano Lett., vol. 3, no. 2, pp. 149-152, 2003.
33. Y. Chen, D. A. A. Ohlberg, G. Medeiros-Ribeiro, Y. A. Chang, and R. S. Williams, "Self-assembled growth of epitaxial erbium disilicide nanowires on silicon (001)," Appl. Phys. Lett., vol. 76, no. 26, pp. 4004-4006, June 2000.
34. P. J. Kuekes, J. R. Heath, and R. S. Williams, "Molecular Wire Crossbar Memory." U.S. Patent 6 128214, Oct. 2000.
35. Technology Roadmap for Nanoelectronics, 2000 Edition (2000, Nov.). http://www.cordis.lu/esprit/src/melna-rm.htm [Online]
36. Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks." Science, vol. 291, pp. 851-853. Feb. 2001.
37. N. A. Melosh, A. Boukai, F. Diana, B. Gerardot, A. Badolato, P. M. Petroff, and J. R. Heath, "Ultrahigh-density nanowire lattices and circuits," Science, vol. 280. pp. 1716-1721, June 1998.
38. M. McAlpine, R. S. Friedman, and C. M. Lieber, "Nanoimprint lithography for hybrid plastic electronics." Nano Lett., vol. 3, no. 4. pp. 443-445, 2003.
39. Berkeley Predictive Technology Model (BPTM). Device Group at Univ. Calif. Berkeley, http://www-device.eecs.berkeley.edu/ptm/ [Online]
40. M. M. Ziegler, C. A. Picconatto, J. C. Ellenbogen, A. DeHon, D. Wang, Z. Zhong, and C. M. Lieber. "Scalability simulations for nanomemory systems integrated on the molecular scale." in Annals of the New York Academy of Sciences, J. R. Reimers, Ed., 2003, vol. 1006, pp. 312-330.
41. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams. "A defect-tolerant computer architecture: opportunities for nanotechnology," Science, vol. 280, pp. 1716-1721, June 1998.
42. M. Mishra and S. C. Goldstein, "Scalable defect tolerance for molecular electronics," in Proc. 1st Workshop Nonsilicon Computation (NSC-1). Feb. 2002, pp. 78-85.