Molecular electronics: Devices, systems and tools for gigagate, gigabit chips

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 433-440

  Butts, Michael ^a   DeHon, André ^b   Goldstein, Seth Copen ^c  

^a CADENCE DESIGN SYSTEMS   (United States)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^c Carnegie Mellon University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GIGABIT CHIPS; MOLECULAR ELECTRONICS;

CARBON NANOTUBES; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; DIODES; FIELD PROGRAMMABLE GATE ARRAYS; LOGIC GATES;

ELECTRONICS PACKAGING;

EID: 0036907236     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774636     Document Type: Conference Paper

References (44)

1. Semiconductor Industry Association, "Int'l Technology Roadmap for Semiconductors," http://public.itrs.net/Files/2001ITRS/Home.htm, 2001.
2. J. Babb, M. Rinard, C. A. Moriz, W. Lee, M. Frank, R. Barua, and S. Amarasinghe, "Parallelizing applications into silicon," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'1999), 1999, pp. 70-80.
3. P. Bricaud and M. Keating, "IP Reuse Creation for System-on-a-Chip Design," in Proceedings of the 1999 IEEE Custom Integrated Circuits Conference, 1999.
4. M. Budiu, "Application-Specific Hardware: Computing Without CPUs," in 4th CMU Symposium on Computer Systems SOCS-4, October 2001, also CMU Technical Report CMU-CS-01-164.
5. E. Caspi, M. Chu, R. Huang, N. Weaver, J. Yeh, J. Wawrzynek, and A. DeHon, "Stream Computations Organized for Reconfigurable Execution (SCORE): Extended Abstract," in Conference on Field Programmable Logic and Applications (FPL '2000). August 28-30 2000, LNCS, pp. 605-614, Springer-Verlag.
6. J. Chen, M. Reed, A. Rawlett, and J. Tour, "Large On-Off Ratios and Negative Differential Resistance in a Molecular Electronic Device," Science, vol. 286, pp. 1550, 1999.
7. J. Chen, W. Wang, M. A. Reed, M. Rawlett, D. W. Price, and J. M. Tour, "Room-Temperature Negative Differential Resistance in Nanoscale Molecular Junctions," Appl. Phys. Lett., vol. 77, pp. 1224, 2000.
8. C. Collier G. Mattersteig, E. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J. Stoddart, and J. Heath, "A [2]Catenane-Based Solid State Reconfigurable Switch," Science, vol. 289, pp. 1172-1175, 2000.
9. P. Collins, M. Arnold, and Ph. Avouris, "Engineering Carbon Nanotubes and Nanotube Circuits Using Electrical Breakdown," Science, vol. 292, pp. 706, 2001.
10. Y. Cui, X. Duan, J. Hu, and C. Lieber, "Doping and electrical transport in silicon nanowires," Journal of Physical Chemistry B, vol. 104, no. 22, pp. 5213-5216, 2000.
11. Y. Cui and C. Lieber, "Functional Nanoscale Electronic Devices Assembled Using Silicon Nanowire Building Blocks," Science, vol. 291, pp. 851, 2001.
12. Y. Cui, C. Lieber, L. Lauhon, M. Gudiksen, and J. Wang, "Diameter-controlled synthesis of single crystal silicon nanowires," Applied Physics Lett., vol. 78, no. 15, pp. 2214-2216, 2001.
13. W.B. Culbertson, R. Amerson, R. Carter, P. Kuekes, and G. Snider, "Defect Tolerance on the TERAMAC Custom Computer," in Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Los Alamitos, California, April 1997, IEEE Computer Society, pp. 116-123, IEEE Computer Society Press.
14. P.D. Franzon D. P. Nackashi, "Molectronics: A circuit design perspective," in Proc. of the SPIE, 2002, vol. 4236.
15. A. DeHon, "Array-Based Architecture for Molecular Electronics," in Proceedings of the First Workshop on Non-Silicon Computation (NSC-1), February 2002.
16. A. DeHon, R. Huang, and J. Wawrzynek, "Hardware-Assisted Fast Routing," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 2002.
17. J.C. Ellenbogen and J.C. Love, "Architectures for molecular electronic computers: 1. Logic structures and an adder designed from molecular electronic diodes," Proc. IEEE, vol. 88, no. 3, pp. 386-426, 2000.
18. D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, 1992.
19. S. Goldstein and M. Budiu, "NanoFabrics: Spatial Computing Using Molecular Electronics," in Proc. 28th International Symposium on Computer Architecture, June 2001.
20. S. Goldstein and D. Rosewater, "Digital Logic Using Molecular Electronics," in Int'l Solid State Circuits Conference, Feb. 2002.
21. Y. Huang, X. Duan, Y. Cui, L. Lauhon, K-H. Kim, and C. Lieber, "Logic Gates and Computation from Assembled Nanowire Building Blocks," Science, vol. 294, pp. 1313, 2001.
22. Y. Huang, X. Duan, Q. Wei, and C. Lieber, "Directed assembly of onedimensional nanostructures into functional networks," Science, vol. 291, pp. 630-633, January 2001.
23. S. Husband, C. Husband, Price, Dirk, Franzon, Seminario, and Reed, "The Nanocell Approach to a Molecular Computer," Moletronics PI Meeting.
24. S. Iijima, "Helical Microtubules of Graphitic Carbon," Nature, vol. 354, pp. 56, 1991.
25. T.I. Kamins, R.S. Williams, Y. Chen, Y.-L. Chang, and Y.A. Chang, "Chemical vapor deposition of Si nanowires nucleated by TiSi2 islands on Si," Applied Physics Letters, vol. 76, no. 562, 2000.
26. R. Landauer, "Spatial Variation of Current and Fields Due to Localized Scatterers in Metallic Conduction," IBM Journal of Research and Development, vol. 1, no. 3, 1957.
27. P. Magarshack, "Improving SoC Design Quality through a Reproducible Design Flow," IEEE Design & Test of Computers, vol. 19, no. 1, pp. 76-83, 2002.
28. J. K. N. Mbindyo, B. R. Reiss, B. R. Martin, C. D. Keating, M. J. Natan, and T. E. Mallouk, "DNA-Directed Assembly of Gold Nanowires on Complementary Surfaces," Advanced Materials, vol. 13, pp. 249-254, 2001.
29. C. Mirkin, "Programming the Assembly of Two-and Three-Dimensional Architectures with DNA and Nanoscale Inorganic Building Blocks," Inorg. Chem., vol. 39, pp. 2258-72, 2000.
30. M. Mishra and S. C. Goldstein, "Scalable Defect Tolerance for Molecular Electronics," in First Workshop on Non-Silicon Computing, Cambridge, MA, February 2002.
31. A. Morales and C. Lieber, "A laser ablation method for the synthesis of crystalline semiconductor nanowires," Science, vol. 279, pp. 208-211, 1998.
32. J. Von Neumann, "Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components," in Automata Studies, C. Shannon and J. McCarthy, Eds. Princeton University Press, 1956.
33. D. J. Pena, B. Razavi, P. A. Smith, M. J. Natan, T. S. Mayer, T. E. Mallouk, and C. D. Keating, "Electrochemical Synthesis of Multi-Material Nanowires as Building Blocks for Functional Nanostructures," in MRS Symposium Proceedings, 2001, vol. 636, pp. D4.6.1-4.6.6
34. T. Rueckes, K. Kim, E. Joselevich, G. Tseng, C. Cheung, and C. Lieber, "Carbon nanotube based nonvolatile random access memory for molecular computing," Science, vol. 289, pp. 94-97, 2000.
35. R. Service, "Assembling Nanocircuits From the Bottom Up," Science, vol. 293, pp. 782, 2001.
36. H. Soh, C. Quate, A. Morpurgo, C. Marcus, J. Kong, and H. Dai, "Integrated nanotube circuits: Controlled growth and ohmic contacting of single-walled carbon nanotubes," Applied Physics Letters, vol. 75, no. 5, 1999.
37. D. Spielman, "Highly Fault-Tolerant Parallel Computation," in Proceedings of the 37th Annual IEEE Conference on Foundations of Computer Science 1996, 1996.
38. D. Sylvester and K. Keutzer, "Rethinking Deep-Submicron Circuit Design," IEEE Computer, vol. 32, no. 11, pp. 25-33, November 1999.
39. S. Williams and P. Kuekes, "Demultiplexer for a Molecular Wire Crossbar Network," United States Patent Number: 6,256,767, July 3 2001.
40. S. Williams, P. Kuekes, and J.R. Heath, "Molecular-Wire Crossbar Interconnect (MWCI) for Signal Routing and Communications," US Patent 6,314,019, November 6, 2001.
41. E. Winfree, F. Liu, L.A. Wenzler, and N.C. Seeman, "Design and Self-Assembly of Two-Dimensional DNA Crystals," Nature, vol. 394, pp. 539-544, 1998.
42. Y. Xia, J. Rogers, K. Paul, and G. Whitesides, "Unconventional Methods for Fabricating and Patterning Nanostructures," Chem. Rev., vol. 99, pp. 823-1848, 1999.
43. C. Zhou, M. R. Deshpande, M. A. Reed, and J. M. Jones II, and L. Tour, "Nanoscale Metal/Self-Assembled Monolayer/Metal Heterostructures," Appl. Phys. Lett, vol. 71, pp. 611, 1997.
44. C. Zhou, C.J. Muller, M.R. Deshpande, J. W. Sleight, and M.A. Reed, "Micro-fabrication of a mechanically controllable break junction in silicon," Applied Physics Letters, vol. 67, pp. 1160, 1995.