Spintronics: Emerging ultra-low-power circuits and systems beyond MOS technology

ACM Journal on Emerging Technologies in Computing Systems

Volumn 12, Issue 2, 2015, Pages

  Kang, Wang ^a   Zhang, Yue ^b   Wang, Zhaohao ^b   Klein, Jacques Olivier ^b   Chappert, Claude ^b   Ravelosona, Dafiné ^b   Wang, Gefei ^a   Zhang, Youguang ^a   Zhao, Weisheng ^a,b  

^a BEIHANG UNIVERSITY   (China)

^b CNRS   (France)

Author keywords

Domain wall motion; Logic computing; Magnetic tunneling junction; Memory; Spin transfer torque; Spintronics; Ultra low power

Indexed keywords

COMPUTATION THEORY; COMPUTER CIRCUITS; DATA STORAGE EQUIPMENT; DOMAIN WALLS; LEAKAGE CURRENTS; MAGNETIC DEVICES; MEMORY ARCHITECTURE; SPINTRONICS; TIMING CIRCUITS; TUNNEL JUNCTIONS;

DOMAIN WALL MOTION; LOGIC COMPUTING; MAGNETIC TUNNELING JUNCTIONS; SPIN TRANSFER TORQUE; ULTRA LOW POWER;

LOW POWER ELECTRONICS;

EID: 84941219021     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/2663351     Document Type: Article

References (144)

1. Agilent Technologies. 2007. Verilog-A manuel. http://www.designers-guide.org/.
2. F. J. Albert, J. A. Katine, R. A. Buhrman, and D. C Ralph. 2000. Spin-polarized current switching of a Co thin film nanomagnet. Appl. Phys. Lett. 77, 23, 3809-3811.
3. D. A. Allwood, G. Xiong, C. C. Faulkner, D. Atkinson, D. Petit, and R. P. Cowburn. 2005. Magnetic domain-wall logic. Sci. 309, 5741, 1688-1692.
4. J. G. Alzate, P. K. Amiri, P. Upa dhyaya, S. S. Cherepov, J. Zhu, et al. 2012. Voltage-induced switching of nanoscale magnetic tunnel junctions. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).
5. S. Ambrogio, S. Balat ti, F. Nardi, S. Facchinetti, and D. Lelmini. 2013. Spike-timing dependent plasticity in a transistor-selected resistive switching memory. Nanotechnol. 24, 38.
6. K. Ando, S. Ikegawa, K. Abe, S. Fujita, and H. Yoda. 2012. Roles of non-volatile devices in future computer systems: Normally-off computers. In Energy-Aware Systems and Networking for Sustainable Initiatives, N. Kaabouch and W.-C. Hu, Eds. IGI Global, 83-107.
7. A. J. Annunziata, M. C. Gaidis, L. Thomas, C.W. Chien, C. C. Hung, et al. 2011. Racetrack memory cell array with integrated magnetic tunnel junction readout. In Proceedings of the IEEE International Electron Devices Me eting (IEDM'11). 24-3.
8. C. Augustine, G. Panagopoulos, G. Panagopoulos, B. Behin-Aein, S. Srinivasan et al. 2011. Low-power functionality enhanced computation architecture using spin-based devices. In Proc eedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH'11). 129-136.
9. M. N. Baibich, J. M. Broto, A. Fert, F. Nguyen Van Da, F. Petroff, et al. 1988. Giant magnetoresista nce of (001) Fe/(001) Cr magnetic superlattices. Phys. Rev. Lett. 61, 21.
10. B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta. 2010. Proposal for an all-spin logic device with built-in memory. Nature Nanotechnol. 5, 4, 266-270.
11. L. Berger. 1974. Prediction of a domain-drag effect in uniaxial, non-compensated, ferromagnetic metals. J. Phys. Chem. Solids 35, 8, 947-956.
12. L. Berger. 1996. Emission of spin waves by a magnetic multilayer traversed by a current. Phys. Rev. B 54, 13, 9353.
13. G. Binasch, P. Grunberg, F. Saurenbach, andW. Zinn. 1989. Enhanced magnetoresistance in layered magnetic structures with antiferromagnetic interlayer exchange. Phys. Rev. B 39, 4828-4830.
14. S. Breitkreutz, J. Kiermaier, I. Eichwald, J. Xueming, G. Csaba, et al. 2012. Majority gate for nanomagnetic logic with per pendicular magnetic anisotropy. IEEE Trans. Magnetics 48, 11, 4336-4339.
15. S. Breitkreutz,J. Kiermaier,I. Eichwald,C. Hildbrand,G. Csaba,et al 2013. Experimental demonstration of a 1-bit fu ll adder in perpendicular nanomagnetic logic. IEEE Trans. Magnetics 49 7 4464-4467.
16. S. Brown, R. Francis, J. Rose, and Z. Vranesic. 1992. Field-Programmable Gate Arrays. Kluwer Academic, Norwell, MA.
17. K. Cai, Z. Qin, and K. Cai. 2013. Channel capacity and soft-decision decoding of LDPC codes for spintorque transfer magnetic random access memory (STT-MRAM). In Proceedings of the IEEE Int ernational Conference on Computing, Networking and Communications (ICNC'13). 550-554.
18. D. Chabi, D. Querlioz,W. Zhao, and J.-O. Klein. 2014. Robust learning approach for neuro-inspired nanoscale crossbar architecture. ACM J. Emerg. Technol. Comput. Syst. 10, 1.
19. A. Chanthbouala, V. Garcia, R. O. Cherifi, K. Bouzehouane, S. Fusil, et al. 2012. A ferroelectric memristor. Nature Mater. 11, 10, 860-864.
20. C. Chappert, A. Fert, and F. Nguyen Van Dau. 2007. The emergence of spin electronics in data storage. Nature Mater. 6, 11, 813-823.
21. E. Chen, D. Apalkov, Z. Diao, A. Driskill-Smit h, D. Druist, et al. 2010. Advances and future prospects of spin-transfer torque random access memory. IEEE Trans. Magnetics 46, 6, 1873-1878.
22. J. Chen, M. B. A. Jalil, and S. G. Tan. 2012. Spin torque due to non-uniform Rashba spin orbit effect. http://arxiv.org/pdf/1206.5616.pdf.
23. P. Chow, S. O. Seo, J. Rose, K. Chung, G. Paez-Monzon, et al. 1999. The design of an SRAM-based fieldprogra mmable gate array. I. Architecture. IEEE Trans. VLSI Syst. 7, 2, 191-197.
24. R. P. Cowburn and M. E. Welland. 2000. Room temperature magnetic quantum cellular automata. Sci. 287, 5457, 1466-1468.
25. G. Csaba, A. Imre, G. H. Bernstein, W. Porod, V. Metlushko, et al. 2002. Nanocomputing by field-coupled nanomagnets. IEEE Trans. Nanotechnol. 1, 4, 209-213.
26. J. A. Curri van, Y. Jang, M. D. Mascaro, M. A. Baldo, and C. A. Ross. 2012. Low energy magnetic domain wall logic in short, narrow, ferromagnetic wires. IEEE Magnetics Lett. 3, 3000104.
27. S. Datta and B. Das. 1990. Electronic analog of the electro-optic modulator. Appl. Phys. Lett. 56, 665.
28. A. M. Deac, A. Fukushima, H. Kubota, H. Maehara, Y. Suzuki, et al. 2008. Bias-driven high-powe rmicrowave emission from MgO-based tunnel magnetoresistance devices. Nature Phys. 4, 803-809.
29. E. Deng, Y. Zhang, J.-O. Klein, D. Ravelsona, C. Chappert, andW. Zhao. 2013. Low power magnetic full-adder b ased on spin transfer torque MRAM. IEEE Trans. Magnetics 49, 9, 4982-4987.
30. H. Dery and P. Dalal. 2007. Spin-based logic in semiconductors for reconfigurable large-scale circuits. Nature 447, 7144, 573-576.
31. H. Dery, H. Wu, B. Ciftcioglu, M. Huang, Y. Song, et al. 2012. Nanospintronics based on magnetologic gates. IEEE Trans. Electron Devic. 59, 1, 259-262.
32. Z. Diao, Z. Li, S. Wang, Y. Ding, A. Panchula, et al. 2007. Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory. J. Phys. Condensed Matter 19, 16.
33. B. Dieny, V. S. Speriosu, S. S. P. Parkin, B. A. Gurney, D. R. Wilhoit, et al. 1991. Giant magnetoresistive in soft ferromagnetic multilayers. Phys. Rev. B 43, 1, 1297.
34. V. E . Dimitdov, S. Urazhdin, H. Ulrichs, V. Tiberkevich, A. Slavin, et al. 2012. Magnetic nano-oscillator driven by pure spin current. Nature Mater. 11, 1028-1031.
35. D. V. Dimitrov, Z. Gao, X.Wang, andW. Jung. 2009. Dielectric breakdown of MgO magnetic tunnel junctions. Appl. Phys. Lett. 94, 12.
36. B. Dlubak, M. B. Martin, C. Deranlot, B. Servet, S. Xavier, et al. 2012. Highly efficient spin transport in epitaxial graphene on SiC. Nature Phys. 8, 7, 557-561.
37. M. Duranton. 2011 New computing architectures for green ICT In Proceedings of the Chist-Era Conference (CHIST-ERA'11).
38. M. Durlam, P . Naji, A. Omair, M. Deherrera, J. Calder, et al. 2002. A low power 1 Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects. In Proceedings of the IEEE Symposium on VLSI Circuits Digest of Technical Pap ers (VLSIC'02). 158-161.
39. I. Eichwald, A. Bartel, J. Kiermaier, G. Csaba, D. Schmitt-Landsiedel, et al. 2012. Nanomagnetic logic: Error-free, directed signal transmission by an inverter chain. IEEE Trans. Magnetics 48, 11, 4332-4335.
40. B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. Deherrera, et al. 2005. A 4-Mb toggle MRAM based on a novel bit and switching method. IEEE Trans. Magne tics 41, 1, 132-136.
41. L. B. Faber,W. Zhao, J.-O. Klein, T. Devolder, and C. Chappert. 2009. Dynamic compactmodel of spin-transfer torque based magnetic tunnel junction (MTJ). In Proceedings of the 4 th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscal Era (DTIS'09). 130-135.
42. P. P. Freitas and L. Berger. 1985. Observation of S-D exchange force between domain walls and electric current in very thin permalloy films. J. Appl. Phys. 57, 4, 1266-1269.
43. S. Fukami, T. Suzuki, Y. Nakata, and N. Ishiwata. 2011. Current-induced domain wall motion in perpendicularly magnetized CoFeB nanowire. Appl. Phys. Lett. 98, 8.
44. M. Gajek, J. J. Nowak, J. Z. Sun, P. L. Trouillound, E. J. O'sullivan, et al. 2012. Spin torque switching of 20 nm magnetic tunnel junctions with perpendicular anisotropy . Appl. Phys. Lett. 100, 13.
45. O. Goncalves, G. Prenat, G. Dipendina, and B. Dieny. 2013. Non-volatile FPGAs based on spintronic devices. In Proceedings of the 50th ACM Annual Design Automation Conference (DAC'13).
46. R. Heindl, W. H. Rippard, S. E. Russek, M. R. Pufall, and A. Kos. 2011. Validity of the thermal activation model for spin-transfer torque switching in magnetic tunnel junctions. J. Appl. Phys. 109, 7.
47. B. Hillebrands and A. Thiaville. 2006. Spin Dynamics in Confined Magnetic Structures III. Springer.
48. Y. Huai and P. P. Nguyen. 2004. Magnetic element utilizing spin transfer and an MRAM device using the magnetic element. U.S. Patent No. 6714444. Washington, DC.
49. A. Imre, G. Csaba, L. Ji, A. Orlov, G. H. Bernstein, and W. Porod. 2006. Majority logic gate for magnetic quantum-dot cellular automata. Sci. 311, 5758, 205-208.
50. ITRS. 2012. International technology roadmap for semiconductor (ITRS). http://www.itrs.net
51. M. Johnson. 1993. Bipolar spin switch. Sci. 260, 5106, 320-323.
52. M. Julliere. 1975. Tunneling between ferromagnetic films. Phys. Lett. A 54, 3, 225-226.
53. S. W. Jung, W. Kim, T.-D. Lee, K.-J. Lee, and H.-W. Lee. 2008. Current-induced domain wall motion in a nanowire with perpendicular magnetic anisotropy. Appl. Phys. Lett. 92, 20.
54. S. Kaka,M. R. Pufall,W. H. Rippard, T.-J. Silva, S. E. Russek, et al. 2005. Mutual phase-locking ofmicrowave spin torque nano-oscillators. Nature 437, 389-392.
55. S. H. Kang. 2010. Embedded STT-MRAM for mobile applications: Enabling advanced chip architectures. http://nvmw.ucsd.edu/2010/documents/Kang Seung.pdf.
56. S. Kang and Y. Leblebici. 2002. CMOS Digital Integrated Circuits, 3rd ed. McGrawHill.
57. W. Kang, W. Zhao, Z. Wang, Y. Zhang, J.-O. Klein, et al. 2013a. A low-cost built-in error correction circuit design for STT-MRAM reliability improvement. Microelectron. Reliab. 53, 9, 1224-1229.
58. W. Kang, W. Zhao, J.-O. Klein, Y. Zhang, C. Chappert, et al. 2013b. High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory. Electron. Lett. 49, 20, 1283-12 85.
59. W. Kang,E. Deng,J.-O. Klein,Y. Zhang,Y. Zhang,et al 2014a. Separated pre-charge sensing amplifier for deep submicron MTJ/CMOS hybrid logic circuits. IEEE Trans. Magnetics 50 6.
60. W. Kang, W. Zhao, Z. Wang, Y. Zhang, J.-O. Klein, et al. 2014b. DFSTT-MRAM: Dual functional STT-MRAM cell structure for reliability enhancement and 3D MLC functionality. IEEE Trans. Magnetics 50, 6.
61. W. Kang, W. Zhao, Z. Wang, J.-O. Klein, Y. Zhang, et al. 2014c. An overview of spin-based integrated circuits. In Proceedings of the 19th Asia and South Pacific Design Automation Conference (ASP-DAC'14). 676-6 83.
62. A. A. Khan, J. Schmalhorst, A. Thomas, O. Schebaum, and G. Reiss. 2008. Dielectric breakdown in Co-Fe-B/MgO/Co-Fe-B magnetic tunnel junction. J. Appl. Phys. 103, 12.
63. A. Khitun, M. Bao, and K. L. Wang. 2008. Spin wave magnetic nanofabric: A new approach to spin-based logic circuitry. IEEE Trans. Magnetics 44, 9, 2141-2152.
64. A. Khitun and K. L. Wang. 2005. Nano scale comp utational architectures with spin wave bus. Superlattic. Microstruct. 38, 3, 184-200.
65. Y. Kim, S. H. Choday, and K. Roy. 2013. DSTT-MRAM: Differential spin hall MRAM for on-chip memories. http://arxiv.org/abs/1305.4085v1.
66. S. I. Kiselev and J. C. Sankey. 2003. Microwave oscillations of a nanomagnet driven by a spin-polarized current. Nature 425, 380-383.
67. R. H. Koch, J. A. Katine, and J. Z. Sun. 2004. Time-resolved reversal of spin-transfer switching in a nanomagnet. Phys. Rev. Lett. 92, 8.
68. M. P. Kostylev, A. A. Serga, T. Schneider, B. Leven, and B. Hillebrands. 2005. Spin-wave logical gates. Appl. Phys. Lett. 87, 15.
69. Y. Lakys,W. S. Zhao, T. Devolder, Y. Zhang, J.-O. Klein, et al. 2012. Self-enabled " error-free" switching circuit for spin transfer torque MRAM and logic. IEEE Trans. Magnetics 48, 9, 2403-2406.
70. R. Lavrijsen, J. H. Lee, A. Fernandez-Pacheco, D. C. M. C. Petit, R. Mansell, et al. 2013. Magnetic ratchet for three-dimensional spintronic memory and logic. Nat ure 493, 7434, 647-650.
71. N. Lei, T. Devolder, G. Agnus, P. Aubert, L. Daniel, et al. 2013. Strain-controlled magnetic domain wall propagation in hybrid piezoelectric/ferromagnetic structures. Nature Comm. 4, 1378.
72. Z. Li and S. Zhang. 2004. Thermally assisted magnetization reversal in the presence of a spin-transfer torque. Phys. Rev. B 69, 13.
73. Y. M. Lin, A. Valdes-Garcia, S.-J. Han, D. B. Farmer, I. Meric et al. 2011. Wafer-scale graphene integrated circuit. Sci. 332, 1294-1297.
74. L. Liu, C. F. Pai, D. C. Ralph, and R. A. Buhrman. 2012a. Magnetic oscillations driven by the spin hall effect in 3-terminal magnetic tunnel junction devices. Phys. Rev. Lett. 109, 18.
75. L. Liu, C.-F. Pai, Y. Li, H. W. Tseng, D. C. Ralph, et al. 2012b. Spin-torque switching with the giant spin hall effect of tantalum. Sci. 336, 6081, 555-558.
76. T. M. Maffitt, J. K. Debrosse, J. A. Gabric, E. T. Gow, M. C. Lamorey, et al. 2006. Design considerations for MRAM. IBM J. Res. Devel. Spintronics 50, 1, 25-39.
77. S. Mao, Y. Chen, F. Liu, X. Chen, B. Xu, et al. 2006. Commercial TMR heads for hard disk drives: Characterization and extendibility at 300 gbit/in2. IEEE Trans. Magnetics 42, 2, 97-102.
78. A. Marshall and S. Natarajan. 2002. SOI Design: Analog, Memory and Digital Techniques. Springer.
79. S. Matsun aga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, et al. 2008. Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions. Appl. Phys. Express 1, 9.
80. J. W. Mcpherson,H. C Mogul. 1998. Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO2 thin films. J. Appl. Phys. 84 3 1513-1523.
81. C. Mead . 1990. Neuromorphic electronic systems. Proc. IEEE 78, 10, 1629-1636.
82. I. M. Miron, K. Garello, G. Gaudin, P.-J. Zermatten, M. V. Costache, et al. 2011. Perpendicular switchi ng of a single ferromagnetic layer induced by in-plane current injection. Nature 476, 7359, 189-193.
83. I. M. Miron, G. Gaudin, S. Auffret, B. Rodmacq, A. Schuhl, et al. 2010. Current-driven spin torqu e induced by the Rashba effect in a ferromagnetic metal layer. Nature Mater. 9, 3, 230-234.
84. T. Miyazaki and N. Tezuka. 1995. Giant magnetic tunneling effect in Fe/Al2O3/Fe junction. J. Magnetism Magnetic Mater. 139, 3, L231-L234.
85. J. S. Moodera, L. R. Kinder, T.M.Wong, and R.Meservey. 1995. Largemagnetoresistance at room temperature in ferromagnetic thin film tunnel junctions. Phys. Rev. Lett. 74, 16.
86. A. Moser, K. Takano, D. T. Margulies, M. Albrecht, Y. Sonobe, et al. 2002. Magnetic recording: Advancing into the future. J. Phys. D Appl. Phys. 35, 19, R157.
87. G. J. Myers. 1982. Advances in Computer Architecture. John Wiley and Sons.
88. K. S. Novoselov, A. K. Geim, S. V. Morozov, Y. Jiang, Y. Zhang, et al. 2004. Electric field effect in atomically thin carbon films. Sci. 306, 5696, 666-669.
89. S. S. Parkin, M. Ha yashi, and L. Thomas. 2008. Magnetic domain-wall racetrack memory. Sci. 320, 190-194.
90. S. S. Parkin, C. Kaiser, A. Panchula, P. M. Rice, B. Hughes, et al. 2004. Giant tunnelling magn etoresistance at room temperature with MgO (100) tunnel barriers. Nature Mater. 3, 12, 862-867.
91. Y. V. Pershin and M. Di Ventra. 2012. Neuromorphic, digital, and quantum computation with memory circuit elements. Proc. IEEE 100, 6, 2071-2080.
92. L. A. Ponomarenko, F. Schedin, M. I. Katsnelson, R. Yang, E. H. Hill, et al. 2008. Chaotic dirac billiard in graphene quantum dots. Sci. 320, 5874, 356-358.
93. I. L. Prejbeanu, S. Bandiera, J. Alvarez-Herault, R. C. Sousa, B. Dieny, et al. 2013. Thermally assisted MRAMs: Ultimate scalability and logic functionalities. J. Phys. D Appl. Phys. 46, 7.
94. I. L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon, et al. 2007. Thermally assisted MRAM. J. Phys. Condensed Matter 19, 16.
95. G. Prenat, M. El Baraji, W. Guo, R. Sousa, L. Buda-Prejbeanu et al. 2007. CMOS/magnetic hybrid architectures. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS'07). 190-193.
96. W. Qian and M. D. Riedel. 2008. The synthesis of robust polynomial arithmetic with stochastic logic. In Proceedings of the ACM/IEEE Design Automation Conference (DAC'08). 648-653.
97. J. Rose and Z. G. Vranesic. 1992. Field Programmable Gate Arrays. Springer. 1992.
98. K. Roy, M. Sharad, D. Fan, and K. Yogendra. 2013. Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices. In Proceeding s of the IEEE International Symposium on Low Power Electronics and Design (ISLPED'13). 139-142.
99. K. Ryu, J. Kim, J. Jung, J. P. Kim, S. H. Kang, et al. 2012. A magnetic tunnel junction based zero standby leakage current retention flip-flop. IEEE Trans. VLSI Syst. 20, 11, 2044-2053.
100. C. Sanid and S. Murugesh. 2012. Spin-transfer-torque driven magneto-logic gates using nano spin-valve pillars. Japan. J. Appl. Phys. 51, 6.
101. A. Sarkar, S. Srinivasan, and D. Supriyo. 2012. "Spin inverter " as building block of all spin logic devices. Bull. Amer. Phys. Soc. 1, 15009.
102. L. Savtchenko,B. N. Engel,N. D. Rizzo,M. F. Deherrera,J. A. Janesky 2003 Method of writing to scalable magnetoresistance random access memory element U.S. Patent No. 6545906. Washington, DC.
103. J. Schliemann, J. C. Egues, and D. Loss. 2003. Nonballistic spin-field-effect transistor. Phys. Rev. Lett. 90, 14.
104. T. Schneider, A. A. Serga, B. Leven, B. Hillebrands, R. Stamps, et al. 2008. Realization of spin-wave logic gates. Appl. Phys. Lett. 92, 2.
105. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy. 2012a. Proposal for neuromorphic hardware using spin devices. http://arxiv.org/abs/1206.3227v4.
106. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy. 2012b. Spin-based neuron model with domain-wall magnets as synapse. IEEE Trans. Nanotechnol. 11, 4, 843-853.
107. M. Sharad, D. Fan, and K. Roy. 2013. Ultra-low energy, high performance and programmable magnetic threshold logic. http://arxiv.org/abs/1308.4169.
108. J. C. Slonczewski. 1996. Current-driven excitation of magnetic multilayers. J. Magnetism Magnetic Mater. 159, 1, L1-L7.
109. Q. Stainer, L. Lombard, K. Mackay, R. C. Sousa, I. L. Prejbeanu, et al. 2013. MRAM with soft reference layer: In-stac k combination of memory and logic functions. In Proceedings of the IEEE International Memory Workshop (IMW'13). 84-87.
110. M. Stiles and J. Miltat. 2006. Spin-transfer torque and dynamics. In Spin Dynamics in Confined Magnetic Structures, 3rd ed., B. Hillebrands and A. Thiaville, Eds. Springer, 225-308.
111. Stmicroelectronics. 2012. Manual of design kit for CMOS 40 nm. http://www.st.com/web/en/home.html.
112. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams. 2008. The missing memristor found. Nature 453, 7191, 80-83.
113. S. Sugahara and J. Nitta. 2010. Spin-transistor electro nics: an overview and outlook. Proc. IEEE 98, 12, 2124-2154.
114. S. Sugahara and M. Tanaka. 2004. A spin metal-oxide-semiconductor field-effect transistor using halfmetallic-ferromagnet contacts for the source and drain. Appl. Phys. Lett. 84, 13, 2307-2309.
115. J. Z. Sun. 2000. Spin-current interaction with a monodomain magnetic body: A model study. Phys. Rev. B 62, 1, 570.
116. J. Z. Sun, S. L. Brown, W. Chen, E. A. Delenia, M. C. Gaidis, et al. 2013. Spin-torque switching efficiency in CoFeB-MgO based tunnel junctions. Phys. Rev. B 88, 10.
117. Z. Sun, H. Li, Y. Chen, and X. Wang. 2012. Voltage driven nondestructive self-reference sensing scheme of spin-transfer torque memory. IEEE Trans. VLSI Syst. 20, 11, 2020-2030.
118. S. E. Thompson and S. Parthasarathy. 2006. Moore' s law: The future of Si microelectronics. Mater. Today 9, 6, 20-25.
119. H. P. Trinh and W. S. Zhao. 2012. Domain wall motion based magnetic adder. Electron. Lett. 48, 17, 1049-1051.
120. P. Villard,U. Ebels, D.Houssameddine, J. Katine, D. Mauri, et al. 2010. A GHz Spintronic-based RF oscillator. IEEE J. Solid-State Circ. 45, 214-223.
121. W. G. Wang, M. Li, S. Hageman, and C. L . Chien. 2011. Electric-field-assisted switching in magnetic tunnel junctions. Nature Mater. 11, 1, 64-68.
122. X. Wang, Y. Chen, H. Xi, H. Li, and D. Dimitrov. 2009. Spintronic memristor through spin-torque-induced magnetization motion. IEEE Electron Dev. Lett. 30, 3, 294-297.
123. D. C. Worledge,G. Hu,D. W. Abraham,J. Z. Sun,P. L. Trouilloud,et al. 2011 Spin torque switching of perpend icular Ta|CoFeB|MgO-based magnetic tunnel junctions. Appl. Phys. Lett. 98 2.
124. H. Yoda, S. Fujita, N. Shimomura, E. Kitagawa, K. Abe, et al. 2012. Progress of STT-MRAM technology and the effect on normall y-off computing systems. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'12).
125. C. Yoshida, M. Kurasawa, Y. M. Lee, K. Tsunoda, A. Masaki, et al. 2009. A study of dielectric break down mechanism in CoFeB/MgO/CoFeB magnetic tunnel junction. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS'09). 139-142.
126. S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions. Nature Mater. 3, 12, 868-871.
127. R. Zhang, P. Gupta, L. Zhong, and N. K. Jha. 2008. Synthesis and optimization of threshold logic networks with application to nanotechnologies. In Proceedings of the Design, Automation and Test in Europe Conference (DATE'08). 325-343.
128. Y. Zhang, W. Zhao, D. Ravelosona, J.-O. Klein, J.-V. Kim, et al. 2012a. Perpendicular-magnetic-anisotropy CoFeB racetrack memory. J. Appl. Phys. 111, 9.
129. Y. Zhang, W. Zhao, Y. Lakys, J.-O. Klein, J.-V. Kim, et al. 2012b. Co mpact modeling of perpendicularanisotropy CoFeB/MgO magnetic tunnel junctions. IEEE Trans. Electron Dev. 59, 3, 819-826.
130. Y. Zhang, W. Zhao, G. Prenat, T. Devolder, J.-O. Klein, et al. 2013. Electrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications. IEEE Trans. Magnetics 49, 7, 4375-4378.
131. Y. Zhang, W. Zhao, J.-O. Klein, C. Chappert, and D. Ravelosona. 2014. Current induced perpendicularmagnetic-anisotropy racetrack memory with magnetic field assistance. Appl. Phys. Lett. 104, 3.
132. W. Zhao, D. Agnus, V. Derycke, A. Filoramo, J.-P. Bourgoin, et al. 2010. Nanotube devices based crossbar architecture: Toward neuromorphic computing. Nanotechnol. 21, 17.
133. W. Zhao, Y. Zhang, T. Devolder, J.-O. Klein, D. Ravelosona, et al. 2012a. Failure and reliability analysis of STT-MRAM. Microelectron. Reliab. 52, 9, 1848-1852.
134. W. Zhao, S. Chaudhuri, C. Accoto, J.-O. Klein, C. Chappert, et al. 2012b. Cross-point architecture for spin transfer torque magnetic random access memory. IEEE Trans. Nanotechnol. 11, 907-917.
135. W. Zhao, L. Torres, L. V. Cargnini, R. M. Brum, Y. Zhang, et al. 2012c. High performance SoC design using magnetic logic and memory. In Proceedings of the 19th IFIP WG 10.5 /IEEE International Conference on Very Large Scale Integration (VLSI-SoC'12 ). 10-33.
136. W. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer. 2009 a . Spin transfer torque (STT)-MRAM-based runtime reconfiguration FPGA circuit. ACM Trans. Embedd. Comput. Syst. 9, 2.
137. W. Zhao, C. Chappert, V. Javerliac, and J.-P. Noziere. 2009 b . High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits. IEEE Trans. Magnetics 45, 10, 3784-3787.
138. W. Zhao, E. Belhaire, C. Chappert, B. Dieny, and G. Prenat. 2009c . TAS-MRAM-based low-power high-speed runtime reconfiguration (RTR) FPGA. ACM Trans. Reconfigur. Technol. Syst. 2, 2.
139. W. Zh ao, J. Duval, J.-O. Klein, and C. Chappert. 2011a. A compact model for magnetic tunnel junction (MTJ) switched by thermally assisted spin transfer torque (TAS+ STT). Nanoscale Res. Lett. 6, 1, 1-4.
140. W. Zhao, D. Ravelosona, J.-O. Klein, and C. Chappert. 2011b. Domain wall shift register-based reconfigurable logic. IEEE Trans. Magnetics 47, 10, 2966-2969.
141. W. Zhao, J.O. Klein, Y. Zhang,N. Ben Romhane,D. Querlioz et al. 2013. Spin-electronics based logic fabrics. In Preceedings of the IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC'13). 174-179.
142. W. Zhao, M. Moreau, E. Deng, Y. Zhang, J.-M. Portal, et al. 2014. Synchronous non-volatile logic gate design based on resistive switching memories. IEEE Trans. Circ. Syst. I Regular Papers 61, 2, 443-454.
143. J. G. Zhu and C. Park. 2006. Magnetic tunnel junctions. Mater. Today 9, 11, 36-45.
144. I. Zutíc, J. Fabian, and S. Das Sarma. 2004. Spintronics: Fundamentals and applications. Rev. Modern Phys. 76 2 323-410.