High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits

IEEE Transactions on Magnetics

Volumn 45, Issue 10, 2009, Pages 3784-3787

  Zhao, Weisheng ^a,b   Chappert, Claude ^a,b   Javerliac, Virgile ^c   Noziére, Jean Pierre ^c  

^a CNRS   (France)

^b UNIVERSITÉ PARIS SACLAY   (France)

^c Crocus Technology   (France)

Author keywords

High reliability and MTJ CMOS hybrid logic; High speed; Low power; MTJ; Non volatile

Indexed keywords

CMOS INTEGRATED CIRCUITS; LOGIC CIRCUITS; LOW POWER ELECTRONICS; MAGNETIC CIRCUITS; MAGNETIC DEVICES; MAGNETISM; MICROELECTRONICS; TIMING CIRCUITS; TUNNEL JUNCTIONS;

CMOS LOGIC CIRCUITS; HIGH SPEED; HYBRID LOGIC; LOW POWER; MAGNETIC CONFIGURATION; MAGNETIC TUNNEL JUNCTION; NON-VOLATILE; ST MICROELECTRONICS;

COMPUTER CIRCUITS;

EID: 70350616352     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2009.2024325     Document Type: Article

References (25)

1. B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. DeHerrera, M. Durlam, G. Grynkewich, J. Janesky, S. V. Pietambaram, N. D. Rizzo, J. M. Slaughter, K. Smith, J. J. Sun, and S. Tehrani, "A 4-Mb toggle MRAM based on a novel bit and switching method," IEEE Trans. Magn., vol.41, pp. 132-136, 2005.
2. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Ya- mane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, "A novel non-volatile memory with spin torque transfer magnetization switching spin-RAM," in Dig. IEDM, USA, 2005, pp. 473-476.
3. T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. Lee, R. Sasaki, Y. Goto, K. Ito, T. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, and H. Ohno, "2 Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read," in Int. Solid-State Circuts Conf. ISSCC Tech. Dig., 2007, p. 480.
4. S. Yuasa, A. Fukushima, H. Kubot, Y. Suzuki, and K. Ando, "Giant tunneling magnetoresistance up to 410% at room temperature in fully epitaxial Co/MgO/Co magnetic tunnel junctions with bcc Co(001) electrodes," Appl. Phys. Letters, vol.89, pp. 89-92, 2006.
5. S. Ikeda, J. Hayakawa, Y. M. Lee, F. Matsukura, Y. Ohno, T. Hanyu, and H. Ohno, "Magnetic tunnel junctions for spintronic memories and beyond," IEEE Trans. Electron Devices, pp. 991-1003, 2007.
6. S. Ikeda, J. Hayakawa, Y. Ashizawa, Y. M. Lee, K. Miura, H. Hasegawa, M. Tsunoda, F. Matsukura, and H. Ohno, "Tunnel mag- netoresistance of 604% at 300 K by suppression of Ta diffusion in CoFeB/MgO/CoFeB pseudo-spin-valves annealed at high temperature," Appl. Phys. Lett., vol.93, p. 082508, 2008.
7. J. Hayakawa, S. Ikeda, Y. M. Lee, R. Sasaki, T. Meguro, F. Matsukura, H. Takahashi, and H. Ohno, "Current-driven magnetization switching in CoFeB/MgO/CoFeB magnetic tunnel junctions," Jpn. J. Appl. Phys., vol.44, pp. L1267-L1270, 2005.
8. J. C. Slonczewski, "Current-driven excitation ofmagnetic multilayers," J. Magn. Magn. Mater., vol.159, pp. L1-L7, Jun. 1996.
9. L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current," Phys. Rev. B, vol.54, p. 9353, Oct. 1996.
10. I. L. Prejbeanu, W. Kula, K. Ounadjela, R. C. Sousa, O. Redon, B. Dieny, and J. P. Nozieres, "Thermally assisted switching in exchange- biased storage layer magnetic tunnel junctions," IEEE Trans. Magn., vol.40, pp. 2625-2627, 2004.
11. W. C. Black Jr. and B. Das, "Programmable logic using giant-magneto- resistance and spin-dependent tunneling devices," J. Appl. Phys., vol.87, no.9, pp. 6674-6679, 2000.
12. A. Mochizuki, H. Kimura, M. Ibuki, and T. Hanyu, "TMR-based logic-in-memory circuit for low-power VLSI," IEICE Trans. Fundamentals, vol.E88-A, no.6, pp. 1408-1415, 2005.
13. J.-P. Wang and X. Yao, "Programmable spintronic logic devices for reconfigurable computation and beyond history and outlook," J. Nano- electron. Optoelectron., vol.3, pp. 12-23, 2008.
14. ITRS Reports, 2006 Update, Process Integration, Devices and Structures.
15. W. Zhao, E. Belhaire, Q. Mistral, E. Nicolle, T. Devolder, and C. Chappert, "Integration of spin-RAM in FPGA circuits," in Proc. ICSICT'06, China, 2006, pp. 799-802.
16. N. Sakimura, T. Sugibayashi, R. Nebashi, and N. Kasai, "Nonvolatile magnetic flip-flop for standby-power-free SoCs," in Proc. CICC, USA, 2008, pp. 355-358.
17. S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa, T. Endoh, H. Ohno, and T. Hanyu, "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions," Appl. Phys. Express, vol.1, p. 091301, 2008.
18. W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny, "Evaluation of a non-volatile FPGA based on MRAM technology," in Proc. IEEE-ICICDT, Italy, 2006, pp. 15-19.
19. W. Zhao, E. Belhaire, Q. Mistral, C. Chappert, V. Javerliac, B. Dieny, and E. Nicolle, "Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design," in Proc. IEEE-BMAS, USA, 2006, pp. 40-43.
20. ST Microelectronics, CMOS 090 General Power Design Rule Manual, Bulk CMOS Process 2007.
21. Cadence 5.1.41 Spectre. Virtuoso Analog Design Environment User Guide 2006.
22. W. Zhao, E. Belhaire, C. Chappert, F. Jacquet, and P. Mazoyer, "New non-volatile logic based on spin-MTJ," Phys. Stat. Solidi (a), vol.205, no.6, pp. 1373-1377, 2008.
23. K. J. Hass, G. W. Donohoe, Y. K. Hong, and B. C. Choi, "Magnetic flip-flops for space applications," IEEE Trans. Magn., vol.42, pp. 2751-2753, 2006.
24. W. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer, "Power and area optimization for run-time reconfiguration SOPC based on MRAM," IEEE Trans. Magn., vol.45, pp. 776-780, 2009.
25. Y. Guillemenet, L. Torres, G. Sassatelli, and N. Bruchon, "On the use of magnetic RAMs in field-programmable gate arrays," Int. J. Reconfigurable Computing, vol.2008, p. 723950.