Beyond charge-based computation: Boolean and non-Boolean computing with spin torque devices

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2013, Pages 139-142

  Roy, Kaushik ^a   Sharad, Mrigank ^a   Fan, Deliang ^a   Yogendra, Karthik ^a  

^a Purdue University   (United States)

Author keywords

analog; logic; low power; neuromorphic; spin

Indexed keywords

ANALOG; LOGIC; LOW POWER; NEUROMORPHIC; SPIN;

DATA HANDLING; DESIGN; HARDWARE; LOW POWER ELECTRONICS;

DIGITAL DEVICES;

EID: 84889563710     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISLPED.2013.6629282     Document Type: Conference Paper

References (38)

1. Imre, A. et al. Majority logic gate for magnetic quantum-dot cellular automata Science 311, 205-208, 2006.
2. Alam, M.T.; Siddiq et. al., "On-Chip Clocking for Nanomagnet Logic Devices
3. N. D'Souza et. al., "Four-state nanomagnetic logic using multiferroics", IOP Science, 2011
4. Kimura et. al., "Switching magnetization of a nanoscale ferromagnetic particle using nonlocal spin injection. Phys. Rev. Lett. 2006
5. Sun. et. al., "A three-terminal spin-torque-driven magnetic switch", Appl. Phys. Lett. 95, (2009).
6. M.Yamanouchi et.al., " Velocity of Domain-Wall Motion Induced by Electrical Current in the Ferromagnetic Semiconductor", Physical ReviewLetters, vol.96, pp.096601,2006
7. D. Chiba, et al., "Control of Multiple Magnetic Domain Walls by Current in a Co/Ni Nano-Wire", Appl. Phys. Express 3, pp. 073004(1-3), 2010.
8. Behin-Ain et. al., "Proposal for an all-spin logic device with built-in memory", Nature Nanotechnology 2010
9. C. Augustine et al, "Low-Power Functionality Enhanced Computation Architecture Using Spin-Based Devices", NanoArch, 2011
10. M. Sharad et al., "Design of ultra high density and low power computational blocks using nano-magnets." ISQED. 2013.
11. M. Sharad et al., "Energy-Efficient Non-Boolean Computing With Spin Neurons and Resistive Crossbar Memory", IEEE Transaction on Nanotechnology, 2013
12. D. E. Nikanov et. al., " Uniform Methodology for Benchmarking Beyond CMOS Devices", CRL, Intel cor. , 2012
13. S. Fukami et al., "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM," Symposium on VLSI Technology, 2009.
14. A .V. Khvalkovskiy et al., "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion", Physical Review,2013.
15. M. Sharad et al., "Spintronic Switches for Ultra Low Energy On-Chip and Inter-Chip Current-Mode Interconnects." Electron Device Letter., 2013.
16. J. A. Currivan et al., "Low Energy Magnetic Domain Wall Logic in Short, Narrow, Ferromagnetic Wires", IEEE Mag. Lett., 2012
17. D. Bromberg,., et al. "Novel STT-MTJ Device Enabling All-Metallic Logic Circuits." IEEE Transactions on Magnetics, 2012.
18. Zhao, Weisheng, Eric Belhaire, and Claude Chappert. "Spin-mtj based non-volatile flip-flop." Nanotechnology, 2007. IEEE-NANO 2007. 7th IEEE Conference on. IEEE, 2007.
19. S. Matsunaga, et al., "Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions", App. Phy. Exp., 2008.
20. Fengbo Ren; Markovic, D.; "True Energy-Performance Analysis of the MTJ-Based Logic-in-Memory Architecture (1-Bit Full Adder)
21. M. sharad et al., " Boolean and Non-Boolean computing With Spin Devices", IEDM, 2012
22. M. Sharad et al., "Ultra Low Energy associative Computing using Spin Neurons", DAC, 2013
23. Jendernalik et al., BPAS, 2011
24. Kong et.al, 2007
25. Kim et. al., ETRI 2005
26. Ozgun et al., ISCAS 2011
27. Harpe et. al., ISSCC, 2007
28. Craninckx et. al., ISSCC, 2007.
29. S. H. Jo et.al, "CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory", ASC, 2008
30. L. Gao et. al., "Analog-Input Analog-Weight Dot-Product Operation with Ag/a-Si/Pt Memristive Devices", VLSISOC, 2012
31. M . Sharad et al., "Ultra Low Power associative computing Using Spin Neurons and Resistive Crossbar Memory", DAC, 2013
32. M. Sharad et. al, "Spin-based Neuron Model with Domain Wall Magnets as Synapse", Ultra Low Power Neural Networks Using Spin Devices", IEEE Transaction on Nanotechnology, 2012.
33. M. Sharad et. al., "Cognitive Computing with Spin Based Neural Networks", DAC 2012
34. M. Sharad et. al.,"Spin Neurons for Ultra Low Power Computational Hardware", DRC 2012.
35. M . Sharad et. al., " Ultra Low Energy Analog Image Processing Using Spin Based Neurons", Nanoarch 2012.
36. S. Srinivasan et.al, "All-Spin Logic Device with Intrinsic Non-Reciprocity", IEEE. Trans. Mag., 2011.
37. M. Sharad et al., "Dual-Pillar Spin torque Oscillator for Energy Efficient Non Boolean computing", Nanoarch 2013.
38. M. Sharad et al., "Proposal for neuromorphic hardware using spin devices." arXiv preprint arXiv:1206.3227 , 2012.