메뉴 건너뛰기




Volumn 1, Issue 9, 2008, Pages 0913011-0913013

Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; CHARGE COUPLED DEVICES; ELECTRIC CONDUCTIVITY; FABRICATION; FIELD EFFECT TRANSISTORS; LOGIC CIRCUITS; MAGNESIUM; MAGNETIC DEVICES; MAGNETIC FIELD EFFECTS; MAGNETORESISTANCE; METALLIC COMPOUNDS; MOS DEVICES; SEMICONDUCTOR MATERIALS; SEMICONDUCTOR QUANTUM DOTS; TRANSISTOR TRANSISTOR LOGIC CIRCUITS; TRANSISTORS; TUNNEL JUNCTIONS; TUNNELS; WAVEGUIDE JUNCTIONS;

EID: 57649087959     PISSN: 18820778     EISSN: 18820786     Source Type: Journal    
DOI: 10.1143/APEX.1.091301     Document Type: Article
Times cited : (267)

References (25)
  • 1
    • 57649102099 scopus 로고    scopus 로고
    • http://www.itrs.net/Links/2007ITRS/Home2007.htm
  • 3
    • 0036102256 scopus 로고    scopus 로고
    • T. Hanyu, H. Kimura, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu: IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., 2002, p. 208.
    • T. Hanyu, H. Kimura, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu: IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., 2002, p. 208.
  • 4
    • 57649097281 scopus 로고    scopus 로고
    • H. Kimura, T. Hanyu, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu: IEEE Int. Solid-State Circuits Conf. Dig. Tech, Pap., 2003, p. 160.
    • H. Kimura, T. Hanyu, M. Kameyama, Y. Fujimori, T. Nakamura, and H. Takasu: IEEE Int. Solid-State Circuits Conf. Dig. Tech, Pap., 2003, p. 160.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.