Channel capacity and soft-decision decoding of LDPC codes for spin-torque transfer magnetic random access memory (STT-MRAM)

2013 International Conference on Computing, Networking and Communications, ICNC 2013

Volumn , Issue , 2013, Pages 550-554

  Cai, Kui ^a   Qin, Zhiliang ^a   Chen, Bingjin ^a  

^a DATA STORAGE INSTITUTE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

CODEWORD LENGTH; LOW-DENSITY PARITY-CHECK (LDPC) CODES; MAGNETIC RANDOM ACCESS MEMORY; NON-VOLATILE MEMORY TECHNOLOGY; RELIABILITY-BASED; SCALING LIMITATION; SOFT DECISION DECODING; STORAGE DENSITIES;

CHANNEL CAPACITY; DATA STORAGE EQUIPMENT; DECODING; FORWARD ERROR CORRECTION; MAGNETIC STORAGE;

MRAM DEVICES;

EID: 84877594118     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCNC.2013.6504145     Document Type: Conference Paper

References (14)

1. M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in Tech. Dig. Intl. Electron Devices Meeting (IEDM), Washington, USA, Dec. 2005, pp. 459-462.
2. J. Li, C. Augustine, S. Salahuddin, and K. Roy, "Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT-MRAM) array for yield enhancement," in Tech. Dig. Design Automation Conference (DAC), Anaheim, USA, Jun. 2008, pp. 278-283.
3. Y. Zhang, X. Wang and Y. Chen, "STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view," IEEE Trans. VLSI Syst., vol. 18, no. 12, pp. 1710-1723, Dec. 2011.
4. W. Xu, Y. Chen, X. Wang, and T. Zhang, "Improving STT MRAM storage density through smaller-than-worst-case transistor sizing," in Tech. Dig. Design Automation Conference (DAC), San Francisco, USA, Jul. 2009, pp. 87-90.
5. E. Chen, D. Apalkov, Z. Diao, A. Driskill-Smith, D. Druist, D. Lottis, V. Nikitin, X. Tang, S. Watts, S. Wang, S.A. Wolf, A.W. Ghosh, J.W. Lu, S.J. Poon, M. Stan, W.H. Butler, S. Gupta, C.K.A. Mewes, T. Mewes, and P.B. Visscher, "Advances and future prospects of spin-transfer torque random access memory," IEEE Trans. Magn., vol. 46, no. 6, pp. 1873-1878, Jun. 2010.
6. J. Kim, J. Cho, and W. Sung, "A high-speed layered min-sum LDPC decoder for error correction of NAND flash memories," in Proc. Intl. Midwest Symposium on Circuits and Systems (MWSCAS), Seoul, Korea, Aug. 2011, pp. 1-4.
7. H. Tang, Jun. Xu, Y. Kou, S. Lin, and K. Abdel-Ghaffar, "On algebraic construction of Gallager and circulant low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 50, No. 6, pp. 1269-1279, Jun. 2004
8. H. Chen, K. Zhang, X. Ma, and B. Bai, "Comparisons between reliabilitybased iterative min-sum and majority-logic decoding algorithms for LDPC codes," IEEE Trans. Commun., vol. 59, no. 7, pp. 1766-1771, Jul. 2011.
9. J. Chen and M.P.C. Fossorier, "Near-optimum universal belief propagation-based decoding of low-density parity-check codes," IEEE Trans. Commun., vol. 50, no. 3, pp. 406-414, Mar. 2002.
10. Q. Huang, J.-Y. Kang, L. Zhang, S. Lin and K. Abdel Ghaffar, "Two reliability-based iterative majority-logic decoding algorithms for LDPC codes," IEEE Trans. Commun., vol. 57, no. 12, pp. 3597-3606, Dec. 2009.
11. K. Saygood, Introduction to Data Compression. Morgan Kaufmann Publishers, 1996.
12. R. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analot Converters. Kluwer Academic Publishers, 1994.
13. B. G. Bajoga and W.J. Walbesser, "Decoder complexity for BCH codes," IEE Proc., vol. 120, pp. 429-431, Apr. 1973.
14. J. Ding and M. Yang,"eIRA LDPC codes on FPGA," IEEE Commun. Lett., vol. 15, no. 6, pp. 665-667, Jun. 2011.