Self-enabled "error-free" switching circuit for spin transfer torque MRAM and logic

IEEE Transactions on Magnetics

Volumn 48, Issue 9, 2012, Pages 2403-2406

  Lakys, Yahya ^a,b   Zhao, Wei Sheng ^a,b   Devolder, Thibaut ^a,b   Zhang, Yue ^a,b   Klein, Jacques Olivier ^a,b   Ravelosona, Dafiné ^a,b   Chappert, Claude ^a,b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b CNRS   (France)

Author keywords

Error free; high reliability; low power; magnetic circuits; PVT variations; stochastic switching

Indexed keywords

ERROR-FREE; HIGH RELIABILITY; LOW POWER; PVT VARIATIONS; STOCHASTIC SWITCHING;

COMPUTER SIMULATION; LOGIC CIRCUITS; MAGNETIC CIRCUITS; MAGNETIC DEVICES; MRAM DEVICES; STOCHASTIC SYSTEMS; SWITCHING; SWITCHING CIRCUITS;

LOW POWER ELECTRONICS;

EID: 84865467537     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2012.2194790     Document Type: Article

References (29)

1. C. Chappert, A. Fert, and F. Nguyen Van Dau, "The emergence of spin electronics in data storage", Nat. Mat., vol. 6, no. 11, pp. 813-823, Nov. 2007. (Pubitemid 350050577)
2. B. Engel et al., "A 4-Mb toggle MRAM based on a novel bit and switching method", IEEE Trans. Magn., vol. 41, no. 1, pp. 132-136, Jan. 2005. (Pubitemid 40136365)
3. W. S. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer, "Power and area optimization for run-time reconfiguration system on programmable chip based on magnetic random access memory", IEEE Trans. Magn., vol. 45, no. 2, pp. 776-780, Feb. 2009.
4. International Roadmap for Semiconductor (ITRS) 2010, ERD Update.
5. J. C. Slonczewski, "Current-driven excitation of magnetic multilayers", J. Magn. Magn. Mater., vol. 159, no. 1-2, pp. L1-L7, Jun. 1996. (Pubitemid 126356952)
6. L. Berger, "Emission of spin waves by a magnetic multilayer traversed by a current", Phys. Rev. B, vol. 54, no. 13, pp. 9353-9358, Oct. 1996.
7. C. J. Lin et al., "45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell", in Proc. IEEE IEDM, 2009, pp. 279-282.
8. K. Lee and S. H. Kang, "Development of embedded STT-MRAM for mobile system-on-chips", IEEE Trans. Magn., vol. 47, no. 1, pp. 131-136, Jan. 2011.
9. T. Devolder et al., "Magnetization switching by spin torque using subnanosecond current pulses assisted by hard axis magnetic fields", Appl. Phys. Lett., vol. 88, no. 15, p. 152502, Apr. 2006.
10. T. Devolder et al., "Single-shot time-resolved measurement of nanosecond-scale spin-transfer induced switching: Stochastic versus deterministic aspects", Phys. Rev. Lett., vol. 100, no. 5, p. 057206, Feb. 2008.
11. T. Devolder, C. Chappert, and K. Ito, "Subnanosecond spin-transfer switching: Comparing the benefits of free-layer or pinned-layer biasing", Phys. Rev. B, vol. 75, no. 22, p. 224430, Jun. 2007.
12. M. Marins de Castro et al., "Precessional spin-transfer switching in a magnetic tunnel junction with a synthetic antiferromagnetic perpendicular polarizer", J. Appl. Phys., vol. 111, no. 7, p. 07C912, Mar. 2012.
13. L. Faber et al., "Dynamic compact model of spin-transfer torque based magnetic tunnel junction (MTJ)", in Proc. IEEE Design & Technology of Integrated Systems (DTIS), 2009, pp. 130-135.
14. Y. Kim et al., "Integration of 28 nm MTJ for 8-16 Gb level MRAM with full investigation of thermal stability", in IEEE Symp. VLSI Technology, 2011, pp. 210-211.
15. W. S. Zhao et al., "Design considerations and strategies for high-reliable STT-MRAM", Microelectron. Rel., vol. 51, no. 9-11, pp. 1454-1458, Jul. 2011.
16. R. Takemura et al., "Highly-scalable disruptive reading and restoring scheme for Gb-scale SPRAM and beyond", Solid State Electron., vol. 58, no. 1, pp. 97-103, Apr. 2011.
17. W. S. Zhao et al., "Spin transfer torque (STT)-MRAM based run time reconfiguration FPGA circuit", ACM Trans. Embedded Comput. Syst., vol. 9, no. 2, Oct. 2009, Article 14.
18. K. H. Jo et al., "Self-adaptive write circuit for low-power and variation-tolerant memristors", IEEE Trans. Nanotechnol., vol. 9, no. 6, pp. 675-678, Nov. 2010.
19. W. S. Zhao et al., "High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits", IEEE Trans. Magn., vol. 45, no. 10, pp. 3784-3787, Oct. 2009.
20. Y. Lakys, W. S. Zhao, J.-O. Klein, and C. Chappert, "Low power, high reliability magnetic flip-flop", Electron. Lett., vol. 46, no. 22, pp. 1493-1494, Oct. 2010.
21. CMOS065 Design Rule Manual STMicroelectronics, 2010.
22. R. H. Koch, J. A. Katine, and J. Z. Sun, "Time-resolved reversal of spin-transfer switching in a nanomagnet", Phys. Rev. Lett., vol. 92, no. 8, p. 088302, Feb. 2004.
23. J. Hayakawa et al., "Current-driven magnetization switching in CoFeB/MgO/CoFeB magnetic tunnel junctions", Jpn. J. Appl. Phys., vol. 44, no. 41, pp. L1267-L1270, Sep. 2005. (Pubitemid 43200691)
24. N. Sakimura, T. Sugibayashi, R. Nebashi, and N. Kasai, "Nonvolatile magnetic flip-flop for standby-power-free SoCs", in Proc. IEEE-CICC, USA, 2008, pp. 355-358.
25. G. Prenat et al., "CMOS/magnetic hybrid architectures", in Proc. IEEE-ICECS, Morocco, 2007, pp. 190-193.
26. S. Matsunaga et al., "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions", Appl. Phys. Express (APEX), vol. 1, pp. 091301-1-091301-3, Aug. 2008.
27. W. S. Zhao, J. Duval, D. Ravelosona, J.-O. Klein, and C. Chappert, "A compact model of domain wall propagation for logic and memory design", J. Appl. Phys., vol. 109, no. 7, p. 07D501, Mar. 2011.
28. W. S. Zhao, E. Belhaire, and C. Chappert, "Spin-MTJ based non-volatile flip-flop", in Proc. IEEE-NANO, China, 2007, pp. 399-402.
29. R. Soni et al., "On the stochastic nature of resistive switching in Cu doped Ge Se based memory devices", J. Appl. Phys., vol. 110, no. 5, p. 054509, Sep. 2011.