Advanced model order reduction techniques in VLSI design

Advanced Model Order Reduction Techniques in VLSI Design

Volumn , Issue , 2007, Pages 1-240

  TAN, Sheldon X D ^a   He, Lei ^b  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; INTEGRATED CIRCUIT DESIGN; LINEAR NETWORKS; NUMERICAL METHODS; STUDENTS; VLSI CIRCUITS;

ADVANCED MODELING; COMPLEX MATHEMATICS; ELECTRICAL AND COMPUTER ENGINEERING; GRADUATE STUDENTS; INDUCTANCE MODELS; MODEL ORDER REDUCTION; STRUCTURE-PRESERVING; TRUNCATED BALANCED REALIZATIONS;

COMPUTER AIDED DESIGN;

EID: 84932613944     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1017/CBO9780511541117     Document Type: Book

References (141)

1. R. Achar, P. K. Gunupudi, M. Nakhla, and E. Chiprout, –Passive interconnect reduction algorithm for distributed/measured networks, — IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, 47, (4), 287-301, April 2000.
2. D. Allstot, K. Choi, and J. Park, Parasitic-Aware Optimization of CMOS RF circuits. Kluwer Academic Publishers, 2003.
3. C. S. Amin, M. H. Chowdhury, and Y. I. Ismail, –Realizable RLCK circuit crunching, — in Proc. Design Automation Conf. (DAC), 2003, 226-231.
4. B. D. O. Anderson, –A system theory criterion for positive real matrices, — SIAM J. Contr., 5, 171-182, 1967.
5. B. D. O. Anderson and S. Vongpanitlerd, Network Analysis and Synthesis. Englewood Cliffs, NJ: Prentice-Hall, 1973.
6. A. Antoulas and D. C. Sorensen, –Approximation of large-scale dynamical system: An overview, — Int. J. Appl. Math. Comput. Sci., 11, (5), 1093-1121, 2001.
7. W. F. Arnold and A. J. Laub, –Generalized eigenproblem algorithms and software for algebraic Riccati equation, — Proc. IEEE, 72, 1764-1754, 1984.
8. W. E. Arnoldi, –The principle of minimized iteration in the solution of the matrix eigenvalue problem, — Quat. Appl. Math., 9, 17-29, 1951.
9. M. Beattie and L. Pileggi, –Efficient inductance extraction via windowing, — in Proc. European Design and Test Conf. (DATE), 2001, 430-436.
10. P. Benner, E. S. Quintana-Orti, and G. Quintana-Orti, –State-space truncation methods for parallel model reduction of large-scale systems, — Parallel Comput., 29, (11-12), 1701-1722, 2003.
11. S. Boyd, L. Vandenberghe, A. E. Gamal, and S. Yun, –Design of robust global power and ground networks, — in Proc. ACM Int. Symp. on Physical Design (ISPD), 2001.
12. O. Brune, –Synthesis of a finite two-terminal network whose driving point impedance is a prescribed function of frequency, — Journal of Math. and Phys., 10, 191-236, 1931.
13. R. Brune and R. Duffin, –Impedance synthesis without transformers, — J. of Appl. Phys., 20, 816, 1949.
14. M. Celik, L. Pileggi, and A. Odabasioglu, IC interconnect analysis. Kluwer Academic Publishers, 2002.
15. C. Chen, Linear System Theory and Design, 3rd ed. Oxford University Press, 1999.
16. T. Chen, C. Luk, and C. Chen, –Inductwise: Inductance-wise interconnect simulator and extractor, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22, (7), 884-894, 2003.
17. T. Chen, C. Luk, H. Kim, and C. Chen, –INDUCTWISE: Inductance-wise interconnect simulator and extractor, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2002.
18. E. Chiprout, –Fast ip-chip power grid analysis via locality and grid shells, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), Nov. 2004, 485-488.
19. E. Chiprout and M. S. Nakhla, –Analysis of interconnect networks using complex frequency hopping, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14, (2), 186-200, Feb. 1995.
20. E. Chiprout and N. S. Nakhla, Asymptotic Waveform Evaluation. Boston: Kluwer Academic Publishers, 1994.
21. C. P. Coelho, J. Phillips, and L. M. Silveira, –A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 23, (2), 293-301, Feb. 2004.
22. C. P. Coelho, J. R. Phillips, and L. M. Silveira, –A convex programming approach to positive real rational approximation, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), Nov. 2001, 245-251.
23. J. Cong, L. He, C.-K. Koh, and P. Padden, –Performance optimization of VLSI interconnect layout, — Integration, the VLSI Journal, 21, (1-2), 1-94, Nov 1996.
24. W. J. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge University Press, 1998.
25. A. Devgan, H. Ji, and W. Dai, –How to efficiently capture on-chip inductance effects: introducing a new circuit element K, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2000, 150-155.
26. R. O. Duda, P. E. Hart, and D. G. Stork, Pattern Classification, 2nd ed. John Wiley and Sons Inc., 2001.
27. P. Elias and N. van der Meijs, –Including higher-order moments of RC interconnections in layout-to-circuit extraction, — in Proc. European Design and Test Conf. (DATE), 1996, 362-366.
28. W. C. Elmore, –The transient analysis of damped linear networks with particular regard to wideband amplifiers, — J. Appl. Phys., 1948.
29. D. F. Enns, –Model reduction with balanced realizations: an error bound and frequency weighted generalization, — in Proc. 23th IEEE Conf. Decision and Control, 1984, 127-132.
30. K. K. Enns et al., –Design of mixed-signal systems-on-a-chip, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 1561-1571, 2000.
31. P. Feldmann, –Model order reduction techniques for linear systems with large numbers of terminals, — in Proc. European Design and Test Conf. (DATE), 2004, 944-947.
32. P. Feldmann and R. W. Freund, –Efficient linear circuit analysis by Pade approximation via the Lanczos process, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 14, (5), 639-649, May 1995.
33. P. Feldmann and R. W. Freund, –Reduced-order modeling of large linear subcircuits via block lanczos algorithm, — in Proc. Design Automation Conf. (DAC), 1995, 376-380.
34. P. Feldmann and F. Liu, –Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2004, 88-92.
35. R. Freund and P. Feldmann, –Reduced-order modeling of large linear passive multiterminal circuits using matrix-Pade approximation, — in Proc. European Design and Test Conf. (DATE), 1998, 530-537.
36. R. W. Freund, –Passive reduced-order modeling of interconnects simulation and their computation by Krylov-subspace algorithm, — in Proc. Design Automation Conf. (DAC), 1999, 195-200.
37. R. W. Freund, –SPRIM: structure-preserving reduced-order interconnect macromodeling, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2004, 80-87.
38. R. W. Freund and P. Feldmann, –Reduced-order modeling of large linear subcircuits by means of the SyPVL algorithm, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1996, 280-287.
39. R. W. Freund and P. Feldmann, –Reduced-order modeling of large linear subcircuits by means of the sypvl algorithm, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1996, 280-287.
40. F. R. Gantmacher, The Theory of Matrices, vol. 1. New York: Chelsea Publishing Co., 1977.
41. G. Gielen and R. Rutenbar, –Computer-aided design of analog and mixed-signal integrated circuits, — Proc. of IEEE, 88, (12), 703-717, Dec. 2000.
42. G. Gielen and W. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits. Kluwer Academic Publishers, 1991.
43. K. Glover, –All optimal Hankel-norm approximations of linear multivariable systems and their l1-error bounds, — Int. J. Contr., 39, 1115-1193, 1984.
44. G. H. Golub and C. V. Loan, Matrix Computations, 3rd ed. The Johns Hopkins University Press, 1996.
45. E. J. Grimme, Krylov projection methods for model reduction (Ph.D. Thesis). University of Illinois at Urbana-Champaign, 1997.
46. S. Grivet-Talocia, I. A. Maio, and F. Canavero, –Recent advances in reduced-order modeling of complex interconnects, — in Proc. Dig. Electrical Performance Electronic Packaging, Oct. 2001, 243-246, vol. 10.
47. G. Guardabassi and A. Sangiovanni-Vincentelli, –A two level algorithm for tearing, — IEEE Trans. on Circuits and Systems, 783-791, 1976.
48. R. Gupta, B. Tutuianu, and L. Pileggi, –The Elmore delay as a bound for RC trees with generalized input signals, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, (1), 95-104, Jan. 1997.
49. B. Gustavsen and A. Semlyen, –Rational approximation of frequency domain responses by vector fitting, — IEEE Trans. on Power Delivery, 14, (3), 1052-1061, March 1999.
50. B. Gustavsen and A. Semlyen, –Enforcing passivity for admittance matrices approximated by rational functions, — IEEE Trans. on Power Systems, 16, (1), 97-104, Feb. 2001.
51. M. M. Hassoun and P. M. Lin, –A hierarchical network approach to symbolic analysis of large scale networks, — IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, 42, (4), 201-211, April 1995.
52. Z. He, M. Celik, and L. Pillegi, –SPIE: Sparse partial inductance extraction, — in Proc. Design Automation Conf. (DAC), 1997, 137-140.
53. X. Huang, V. Rahjavan, and R. A. Rohrer, –Awesim: a program for efficient analysis of linear(ized) circuits, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1990.
54. Y. Ismail, –Efficient model order reduction via multi-node moment matching, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), Nov. 2002, 767-774.
55. Y. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits. Kluwer Academic Publishers, 2002.
56. Y. Ismail and E. G. Friedman, –DTT: direct truncation of the transfer function-an alternative to moment matching for tree structured interconnect, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 21, (2), 131-144, Feb. 2003.
57. J. D. Jackson, Classical Electrodynamics. John Wiley and Sons, 1975.
58. H. Ji, A. Devgan, and W. Dai, –Ksim: A stable and efficient RKC simulator for capturing on-chip inductance effect, — in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), 2001, 379-384.
59. M. Kamon, M. Tsuk, and J. White, –FastHenry: a multipole-accelerated 3D inductance extraction program, — IEEE Trans. on Microwave Theory and Techniques, 1750-1758, Sept. 1994.
60. M. Kamon, F. Wang, and J. White, –Generating nearly optimally compact models from Krylov-subspace based reduced-order models, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 47, (4), 239-248, 2000.
61. S. Kapur and D. Long, –IES3: A fast integral equation solver for efficient 3-dimentsional extraction, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1997.
62. C. Kashyap and B. Krauter, –A realizable driving point model for on-chip interconnect with inductance, — in Proc. Design Automation Conf. (DAC), 2000.
63. K. J. Kerns and A. T. Yang, –Stable and efficient reduction of large, multiport RC network by pole analysis via congruence transformations, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16, (7), 734-744, July 1998.
64. Y. Kim and D. Sylvester, –Indigo: http://vlsida.eecs.umich.edu/, — EECS Dept. at University of Michigan.
65. B. Krauter and L. Pileggi, –Generating sparse partial inductance matrices with guaranteed stability, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1995, 45-52.
66. K. S. Kundert, –A formal top-down design process for mixed-signal circuits, — in Analog Circuit Design, R. J. van de Plassche, J. Huigsing, and W. Sansen, Eds. Kluwer Academic Publishers, 2000.
67. C. Lanczos, –An iteration method for the solution of the eigenvalue problem of linear differential and integral operators, — J. Res. Bur. Standards, 45, 255-282, 1950.
68. A. J. Laub, M. T. Heath, C. C. Paige, and R. C. Ward, –Computation of system balancing transformations and other applications of simultaneous diagonalization algorithms, — IEEE Trans. Automat. Contr., 32, 115-122, 1987.
69. S. Lee and M. H. Hayes, –Properties of the singular value decomposition for efficient data clustering, — IEEE Signal Process Letters, 11, (11), 862-866, Nov. 2004.
70. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge University Press, 2004.
71. Y. Lee, Y. Cao, T. Chen, J. Wang, and C. Chen, –HiPRIME: Hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 26, (6), 797-806, 2005.
72. J. Lillis, C. Cheng, S. Lin, and N. Chang, Interconnect analysis and synthesis. John Wiley, 1999.
73. P. Liu, Z. Qi, A. Aviles, and S. X.-D. Tan, –A general method for multi-port active network reduction and realization, — in Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS), 2005, 7-12.
74. P. Liu, Z. Qi, H. Li, L. Jin, W. Wu, S. X.-D. Tan, and J. Yang, –Fast thermal simulation for architecture level dynamic thermal management, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), Nov 2005, 639-644.
75. P. Liu, S. X.-D. Tan, H. Li, Z. Qi, J. Kong, B. McGaughy, and L. He, –An efficient method for terminal reduction of interconnect circuits considering delay variations, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2005, 821-826.
76. P. Liu, S. X.-D. Tan, B. McGaughy, and L. Wu, –Compact reduced order modeling for multiple-port interconnects, — in Proc. Int. Symposium. on Quality Electronic Design (ISQED), 2006, 413-418.
77. R. Ludwig and P. Bretchko, RF Circuit Design, Theory and Applications. Prentice Hall, 2000.
78. T. Mangold and P. Russer, –Full-wave modeling and automatic equivalent-circuit generation of millimeter-wave planar and multilayer structures, — IEEE Trans. on Microwave Theory and Techniques, 47, (6), 851-858, June 1999.
79. Y. Massoud and J. White, –Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk, — IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2002.
80. K. Mayaram, D. C. Lee, S. Moinian, D. R. Rich, and J. Joychowdhury, –Computeraided circuit analysis tools for RFIC simulation: algorithms, features, and limitations, — IEEE Trans. on Circuits and Systems II: analog and digital signal processing, 47, (4), 274-286, 2000.
81. B. Moore, –Principle component analysis in linear systems: Controllability, and observability, and model reduction, — IEEE Trans. Automat. Contr., 26, (1), 17-32, 1981.
82. J. Morsey and A. C. Cangellaris, –PRIME: passive realization of interconnect models from measured data, — Electrical Performance of Electronic Packaging, 47-50, Oct. 2001.
83. K. Narbos and J. White, –FastCap: a multipole accelerated 3D capacitance extraction program, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 10, (11), 1447-1459, 1991.
84. A. M. Niknejad and R. G. Meyer, –Analysis of eddy current losses over conductive substrates with applications to monolithic inductors and transformers, — IEEE Trans. on Microwave Theory and Techniques, 166-76, Jan. 2001.
85. A. Odabasioglu, M. Celik, and L. Pileggi, –PRIMA: Passive reduced-order interconnect macromodeling algorithm, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 645-654, 1998.
86. A. Pacelli, –A local circuit topology for inductive parasitics, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2002, 208-214.
87. J. R. Phillips, L. Daniel, and L. M. Silveira, –Guaranteed passive balancing transformations for model order reduction, — in Proc. Design Automation Conf. (DAC), 2002, 52-57.
88. J. R. Phillips, L. Daniel, and L. M. Silveira, –Guaranteed passive balanced transformation for model order reduction, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22, (8), 1027-1041, 2003.
89. J. R. Phillips and L. M. Silveira, –Poor man's TBR: a simple model reduction scheme, — in Proc. European Design and Test Conf. (DATE), 2004, 938-943.
90. J. R. Phillips and L. M. Silveira, –Poor man's TBR: a simple model reduction scheme, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24, (1), 43-55, 2005.
91. L. T. Pillage and R. A. Rohrer, –Asymptotic waveform evaluation for timing analysis, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 352-366, April 1990.
92. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods. New York: McGraw-Hill, 1994.
93. Z. Qi, S. X.-D. Tan, H. Yu, L. He, and P. Liu, –Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction, — in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2005, 224-229.
94. Z. Qi, H. Yu, P. Liu, S. X.-D. Tan, and L. He, –Wideband passive multi-port model order reduction and realization of RLCM circuits, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 1496-1509, Aug. 2006.
95. H. Qian, S. Nassif, and S. Sapatnekar, –Power grid analysis using random walks, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 1204-1224, 2005.
96. Z. Qin and C.-K. Cheng, –RCLK-VJ network reduction with Hurwitz polynomial approximation, — in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2003, 283-291.
97. Z. Qin, S. X.-D. Tan, and C. Cheng, Symbolic Analysis and Reduction of VLSI Circuits. Boston, MA: Kluwer Academic Publishers, 2005.
98. Z. Qin and C. Cheng, –Realizable parasitic reduction using generalized Y-transformation, — in Proc. Design Automation Conf. (DAC), 2003, 220-225.
99. B. Razavi, RF Microelectronics. Prentice Hall, 1998.
100. J. Rubinstein, P. Penfield, and M. A. Horowitz, –Signal delay in RC tree networks, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 202-211, 1983.
101. A. E. Ruehli, –Equivalent circuits models for three dimensional multiconductor systems, — IEEE Trans. on Microwave Theory and Techniques, 216-220, 1974.
102. Y. Saad, Iterative methods for linear systems. PWS publishing, 2000.
103. N. Sadegh, J. D. Finney, and B. S. Heck, –An explicit method for computing the positive real lemma matrices, — Int. J. Robust and Nonlinear Control, 7, 1057-1069, 1997.
104. B. Salimbahrami and B. Lohmann, –Krylov subspace methods in linear model order reduction: introduction and invariance properties, — Institute of Automation, University of Bremen, Tech. Rep., Aug. 2002.
105. D. Saraswat, R. Achar, and M. Nakhla, –A fast algorithm and practical considerations for passive macromodeling of measured/simulated data, — IEEE Trans. on Advanced Packaging, 27, (1), 57-70, Feb. 2004.
106. A. Semlyen and A. Dabuleanu, –Fast and accurate switching transient calculations on transmission lines with ground return using recursive convolution, — IEEE Trans. Power Apparatus and Systems, 94, (2), 1975.
107. B. N. Sheehan, –TICER: Realizable reduction of extracted RC circuits, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1999, 200-203.
108. B. N. Sheehan, –Branch merge reduction of RLCM networks, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2003, 658-664.
109. K. Shepard and Z. Tian, –Return-limited inductances: A practical approach to onchip inductance extraction, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19, (4), 425-436, 2000.
110. C.-J. Shi and X.-D. Tan, –Canonical symbolic analysis of large analog circuits with determinant decision diagrams, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19, (1), 1-18, Jan. 2000.
111. C.-J. Shi and X.-D. Tan, –Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20, (7), 813-827, April 2001.
112. Y. Shi, H. Yu, and L. He, –SAMSON: a generalized second-order Arnoldi mehtod for multi-source network reduction, — in Proc. ACM Int. Symp. on Physical Design (ISPD), 2006.
113. M. Silveira, M. Kamon, I. Elfadel, and J. White, –A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1996, 288-294.
114. M. Silveira, M. Kamon, and J. White, –Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures, — in Proc. Design Automation Conf. (DAC), June 1995, 376-380.
115. J. Singh and S. Sapatnekar, –Congestion-aware topology optimization of structured power/ground networks, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 683-695, 2005.
116. R. Singh, Signal integrity effects in custom IC and ASIC designs. John Wiley and Sons, 2003.
117. J. A. Starzky and A. Konczykowska, –Flowgraph analysis of large electronic networks, — IEEE Trans. on Circuits and Systems, 33, (3), 302-315, March 1986.
118. J. Sturm, –Using SuDuMi 1.02, a MATLAB toolbox for optimization over symmetric cones, — Optim. Meth. Softw., 10, 625-653, 1999.
119. T. Stykel, –Gramian-based model order reduction for descriptor systems, — Math. Control Signals Systems, 16, 297-319, 2004.
120. H. Su, S. S. Sapatnekar, and S. R. Nassif, –Optimal decoupling capacitor sizing and placement for standard cell layout designs, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22, (4), 428-436, April 2003.
121. S. X.-D. Tan, –A general s-domain hierarchical network reduction algorithm, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2003, 650-657.
122. S. X.-D. Tan, –A general hierarchical circuit modeling and simulation algorithm, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 418-434, April 2005.
123. S. X.-D. Tan, W. Guo, and Z. Qi, –Hierarchical approach to exact symbolic analysis of large analog circuits, — in Proc. Design Automation Conf. (DAC), June 2004, 860-863.
124. S. X.-D. Tan, Z. Qi, and H. Li, –Hierarchical modeling and simulation of large analog circuits, — in Proc. European Design and Test Conf. (DATE), Feb. 2004, 740-741.
125. S. X.-D. Tan and J. Yang, –Hurwitz stable model reduction for non-tree structured RLCK circuits, — in IEEE Int. System-on-Chip Conf. (SOC), 2003, 239-242.
126. X.-D. Tan and C.-J. Shi, –Hierarchical symbolic analysis of large analog circuits via determinant decision diagrams, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19, (4), 401-412, April 2000.
127. G. C. Temes and J. Lapatra, Introduction to circuit synthesis and design. McGraw-Hill Book Company, 1977.
128. V. Valkenburg, Linear Circuits. Prentice Hall, 1982.
129. J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design. New York, NY: Van Nostrand Reinhold, 1995.
130. J. M. Wang and T. V. Nguyen, –Extended Krylov subspace method for reduced order analysis of linear circuit with multiple sources, — in Proc. Design Automation Conf. (DAC), 2003, 247-252.
131. N. Wang and V. Balakrishnan, –Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2005, 801-805.
132. J. White, F. Odeh, A. Sangiovanni-Vincentelli, and A. Ruehli, –Waveform relaxation: theory and practice, — Trans. Soc. Compu. Simul., 95-133, 1985.
133. W. Wolf, Modern VLSI Design: System-on-Chip Design, 3rd ed. Prentice Hall, 2002.
134. H. Yu and L. He, –Vector potential equivalent circuit based on PEEC inversion, — in Proc. Design Automation Conf. (DAC), 2003, 781-723.
135. H. Yu and L. He, –A provably passive and cost-efficient model for inductive interconnects, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24, (8), 1283-1294, 2005.
136. H. Yu, L. He, and S. X. D. Tan, –Block structure preserving model reduction for linear circuits with large numbers of ports, — in Proc. IEEE International Workshop on Behavioral Modeling and Simulation (BMAS), 2005, 1-6.
137. H. Yu, L. He, and S. X.-D. Tan, –Compact macro-modeling for on-chip RF passive components, — in Proc. IEEE International Conference on Communications, Circuits and Systems, 2004, 199-202.
138. H. Yu, Y. Shi, and L. He, –Fast analysis of structured power grid by triangularization based structure preserving model order reduction, — in Proc. Design Automation Conf. (DAC), 2006, 205-210.
139. M. Zhao, R. V. Panda, S. S. Sapatnekar, and D. Blaauw, –Hierarchical analysis of power distribution networks, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 21, (2), 159-168, Feb. 2002.
140. G. Zhong, C. Koh, and K. Roy, –On-chip interconnect modeling by wire duplication, — in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2002, 341-346.
141. G. Zhong, C. Koh, and K. Roy, –On-chip interconnect modeling by wire duplication, — IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22, (11), 1521-1532, 2003.