How to efficiently capture on-chip inductance effects: Introducing a new circuit element K

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 150-155

  Devgan, Anirudh ^a   Ji, Hao ^b   Dai, Wayne ^b  

^a IBM MICROELECTRONICS   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EXTRACTION; INDUCTANCE; INVERSE PROBLEMS; MATRIX ALGEBRA; CAPACITANCE; COMPUTER SIMULATION; EQUIVALENT CIRCUITS; INDUCTANCE MEASUREMENT; MICROPROCESSOR CHIPS;

CAPACITANCE MATRIX; CIRCUIT ELEMENTS; CIRCUIT MODELING; FULL CHIP EXTRACTION; INDUCTANCE EFFECTS; INDUCTANCE EXTRACTION; ON-CHIP INDUCTANCE; PARTIAL INDUCTANCE;

COMPUTER AIDED DESIGN; COMPUTER AIDED NETWORK ANALYSIS;

CAPACITANCE MATRIX; ON-CHIP INDUCTANCE EFFECTS; PARTIAL EQUIVALENT ELEMENT CIRCUITS; PARTIAL INDUCTANCE MATRIX INVERSE;

EID: 0034474751     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896465     Document Type: Conference Paper

References (10)

1. H. Ji, A. Devgan, and W. Dai, "Ksim: A stable and efficient RKC simulator for capturing on-chip inductance effect, " UCSC Technique Report, UCSC-CRL- 00-10, Apr. 2000.
2. E. Rosa, "The self and mutual inductance of linear conductors, " in Bulletin of the National Bureau of Standars, pp. 301-344, 1908.
3. A. Ruehli, "Inductance calculations in a complex integrated circuit environment, " IBM Journal of Research and Development, pp. 470-481, Sept. 1972.
4. A. Ruehli, "Equivalent circuit models for three- dimensional multiconductor systems, " IEEE Trans, on MTT, pp. 216-220, Mar. 1974.
5. M. Kamon, M. J. Tsuk, and J. K. White, "FAS- THENRY: A multipole-accelerated 3-D inductance extraction program, " IEEE Trans, on MTT, pp. 216220, Sept. 1994.
6. Z. He, M. Celik, and L. Pileggi, "SPEE: Sparse partial inductance extraction, " in Proc. 34-th Design Automation Conference, pp. 137-140, June 1997.
7. B. Krauter and L. Pileggi, "Generating sparse partial inductance matrixes with guaranteed stability, " in Proc. IEEE International Conference on Computer Aided Design, pp. 45-52, Nov. 1995.
8. K. L. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction, " in Proc. IEEE Custom Integrated Circuits Conference, pp. 453-456, 1999.
9. S. Lin, N. Chang, and S. Nakagawa, "Quick on-chip self- And mutual-inductance screen, " in Proc. IEEE 1st International Symposium on Quality Electronic Design, pp. 513-520, Mar. 2000.
10. K. Nabors and J. K. White, "FastCap: A multipole accelerated 3-D capacitance extraction program, " IEEE Trans, on CAD, pp. 1447-1459, Nov. 1991.