The elmore delay as a bound for rc trees with generalized input signals

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 1, 1997, Pages 95-104

  Gupta, Rohini ^a   Tutuianu, Bogdan ^a   Pileggi, Lawrence T ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

Delay estimation; Elmore delay (new); Probability; Rc trees (new)

Indexed keywords

CALCULATIONS; COMPUTER SIMULATION; ELECTRIC WIRE; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; PROBABILITY;

DELAY ESTIMATION; ELMORE DELAY; RESISTOR CAPACITOR TREE ANALYSIS;

LOGIC GATES;

EID: 0030672184     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.559334     Document Type: Article

References (26)

1. L. M. Brocco, "Macromodeling CMOS circuits for timing simulation," M.S. thesis, Massachusetts Inst. Technol., Cambridge, June 1987.
2. P. K. Chan, "An extension of Elmore delay," IEEE Trans. Circ. Sys., vol. CAS-33, no. 11, pp. 1147-1149, Nov. 1986.
3. C. T. Chen, Linear System Theory and Design., Int. ed. New York: Holt, Rhinehart and Winston, 1984.
4. C. Chu and M. Horowitz, "Charge-sharing models for switch-level simulation," IEEE Trans. Computer-Aided Design, vol. CAD-6, no. 6, pp. 1053-1060, 1987.
5. H. Cramer, Mathematical Methods of Statistics. Princeton, NJ: Princeton Univ. Press, 1946.
6. F. Dartu, N. Menezes, J. Qian, and L. T. Pillage, "A gate-delay model for high-speed CMOS circuits," Proc. 31st Design Automation Conf., 1994, pp. 576-580.
7. W. C. Elmore, "The transient analysis of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., vol. 19, no. 1, pp. 55-63, 1948.
8. W. H. Hayt and J. E. Kemmerly, Engineering Circuit Analysis. New York: McGraw-Hill, 1986.
9. M. A. Horowitz, "Timing models for MOS circuits," Ph.D. thesis, Stanford Univ., Stanford, CA, Jan. 1984.
10. N. P. Jouppi, "Timing analysis and performance improvement of MOS VLSI designs," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 650-665, 1987.
11. M. G. Kendall and A. Stuart, The Advanced Theory of Statistics, vol. I: Distribution Theory. New York: Hafner, 1969.
12. T.-M. Lin and C. A. Mead, "Signal delay in general RC networks," IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 331-349, 1984.
13. H. L. MacGillivray, "The mean, median, mode inequality and skewness for a class of densities," Aust. J. Stat., vol. 23, no. 2, pp. 247-250, 1981.
14. P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1989, pp. 512-515.
15. J. K. Ousterhout, "CRYSTAL: A timing analyzer for NMOS VLSI circuits," Proc. 3rd Caltech Conf. VLSI, Mar. 1983.
16. "Switch-level delay models for digital MOS VLSI," Proc. 21st Des. Autom. Conf., 1984.
17. A. Papoulis, Probability, Random Variables and Stochastic Processes. New York: McGraw, 1984.
18. P. Penfield and J. Rubinstein, "Signal delay in RC tree networks," Proc. 18th Design Automation Conf., 1981, pp. 613-617.
19. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, pp. 634-637, Apr. 1990.
20. E. N. Protonotarios and O. Wing, "Theory of nonuniform RC lines, Part II: Analytic properties in the time domain," IEEE Trans. Circuit Theory, pp. 13-20, Mar. 1967.
21. R. Putatunda, "Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips," Proc. 19th Des. Autom. Conf., June 1981, pp. 616-621.
22. C. Ratzlaff and L. T. Pillage, "RICE: Rapid interconnect circuit evaluator using asymptotic waveform evaluation," IEEE Trans. Computer-Aided Design, pp. 763-776, June 1994.
23. J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz, "Signal delay in RC tree networks," IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 202-211, 1983.
24. C. J. Terman, "Simulation tools for digital LSI design," Ph.D. dissertation, Massachusetts Inst. Technol., Cambridge, MA, Sept. 1983.
25. M. E. Van Valkenburg, Introduction to Modern Network Synthesis. New York: Wiley, 1960.
26. J. L. Wyatt, Circuit Analysis, Simulation and Design, Chapter on Signal Propagation Delay in RC Models of Interconnect. New York: Elsevier, 1987.