KSim: A stable and efficient RKC simulator for capturing on-chip inductance effect

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 379-384

  Ji, Hao ^a   Devgan, A ^b   Dai, W ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b IBM MICROELECTRONICS   (United States)

Author keywords

Circuit simulation; Circuit stability; Computational modeling; Coupling circuits; Inductance; Integrated circuit interconnections; Microelectronics; Sparse matrices; SPICE; Wiring

Indexed keywords

CIRCUIT THEORY; COMPUTER AIDED DESIGN; COUPLED CIRCUITS; ELECTRIC WIRING; EQUIVALENT CIRCUITS; INDUCTANCE; INTEGRATED CIRCUIT INTERCONNECTS; MICROELECTRONICS; MOLECULAR PHYSICS; SPICE;

CIRCUIT STABILITY; COMPUTATIONAL MODEL; EQUIVALENT CIRCUIT MODEL; INTEGRATED CIRCUIT INTERCONNECTIONS; ON-CHIP INDUCTANCE; PARTIAL INDUCTANCE; PHYSICAL INTERPRETATION; SPARSE MATRICES;

CIRCUIT SIMULATION;

EID: 84949799397     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913336     Document Type: Conference Paper

References (9)

1. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effect: Introducing a new circuit element K," in Proc. IEEE International Conference on Computer Aided Design, pp. 150-155, Nov. 2000.
2. B. Krauter and L. Pileggi, "Generating sparse partial inductance matrixes with guaranteed stability," in Proc. IEEE International Conference on Computer Aided Design, pp. 45-52, Nov. 1995.
3. Z. He, M. Celik, and L. Pileggi, "SPIE: Sparse partial inductance extraction," in Proc. 34-th Design Automation Conference, pp. 137-140, June 1997.
4. E. B. Rosa, "The self and mutual inductance of linear conductors," in Bulletin of the National Bureau of Standars, pp. 301-344, 1908.
5. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM Journal of Research and Development, pp. 470-481, Sept. 1972.
6. A. E. Ruehli, "Equivalent circuit models for three dimensional multiconductor systems," IEEE Trans. on MTT, pp. 216-220, Mar. 1974.
7. K. L. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction," in Proc. IEEE Custom Integrated Circuits Conference, pp. 453-456, 1999.
8. D. D. Ling and A. E. Ruehli, Circuit Analysis, Simulation and Design-Advances in CAD for VLSI. Netherlands: Elsevier Science Publishers B.V., 1987.
9. M. Kamon, M. J. Tsuk, and J. K. White, "FASTHENRY: A multipole-accelerated 3-D inductance extraction program," IEEE Trans. on MTT, pp. 216-220, Sept. 1994.