Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 224-229

  Qi, Zhenyu ^a   Tan, Sheldon X D ^a   Yu, Hao ^b   He, Lei ^b  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; CIRCUIT THEORY; COMPUTER AIDED DESIGN; TIMING CIRCUITS;

HIERARCHICAL MODEL; HIERARCHICAL REDUCTION; LINEAR CIRCUITS; MATCHING ALGORITHM; MOMENT-MATCHING; ON-CHIP SPIRAL INDUCTORS; TREE-STRUCTURED; WIDEBAND MODELING;

LINEAR NETWORKS;

EID: 33746660607     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120811     Document Type: Conference Paper

References (31)

1. C. S. Amin, M. H. Chowdhury, and Y. I. Ismail, "Realizable RLCK circuit crunching" in Proc: Design Automation Conf. (DAC), 2003, pp, 226-231
2. J. P. C. P. Coelho and L. M. Silveira, "A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data," IEEE Trans, an Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 2, pp. 293-301, Feb. 2004.
3. E. Chiprout and M. S. Nakhla, "Analysis of interconnect networks using complex frequency hopping," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-14, no. 2, pp. 186-200, Feb. 1995.
4. P. Elias and N. van der Meijs, "Including higher-order moments of RC interconnections in layout-to-circuit extraction," in Proc. European Design and Test Conf (DATE), 1996, pp. 362-366.
5. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Dade approximation via the lanczos process," IEEE Trans, on Computer-Aided Design of integrated Circuits and Systems, vol. 14, no. 5, pp, 639-649, May 1995.
6. R. W. Freund and P. Feldmann, "Reduced-order modeling of large linear subcircuits by means of the sypvl algorithm," in Proc. InL Conf. on Computer Aided Design (ICCAD), 1996, pp. 280-287.
7. G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits" Proc. of IEEE, vol. 88, no. 12, pp. 703-717, Dec. 2000
8. M. M. Hassoun and P. M. Lin, "A hierarchical network approach to symbolic analysis oflarge scale networks," IEEE Trans, on Circuits ana Systems I: Fundamental Theory and Applications, vol. 42, no. 4, pp. 201-211, April 1995.
9. X, Huang, V. Rahjavan, and R, A. Rohrer, "Awesim: a program for efficient analysis of linearized) circuits" in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1990.
10. Y. Ismail and E. G. Friedman, "DTT: direct truncation of the transfer function -an alternative to moment matching for tree structured interconnect," IEEE Trans, an Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 2, pp. 131-144, Feb. 2003.
11. M. Kamon, M. Tsuk, and JrWhite, "FastHeory: a multipole-accelerated 3D inductance extraction program," IEEE Trans, on Microwave Theory and Techniques, pp. 1750-1758, Sept 1994.
12. S. Kapur and D. Long, "IF.S3: A fast integral equation solver for efficient 3-dimentsional extraction," in Proc, Int. Conf. on Computer Aided Design (ICCAD), 1997.
13. J. Lillis, C. Cheng, S. Lin, and N. Chang, Interconnect analysis and synthesis. John Wiley, 1999.
14. T. Mangold and P. Russer, "Full-wave modeling and automatic equivalent-circuit generation of millimeter-wave planar and multilayer structures," IEEE Trans, on Microwave Theory and Techniques, vol. 47, no. 6, pp. 851-858, June 1999.
15. Y. Massoud and J. White, "Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk," IEEE Trans, on Very Large Scale Integration (VLSI) Systems, 2002.
16. K. Narbos and J. White, "FastCap: A multipole accelerated 3D capacitance extraction program," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 11, pp. 1447-1459, 1991
17. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, pp. 645-654, 1995.
18. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, pp. 352-366, April 1990.
19. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods. New York: McGraw-Hill, 1994.
20. Z. Qin and C. Cheng, "Realizable parasitic reduction using generalized Y - Δ transformation," in Proc. Design Automation Conf. (DAC), 2003, pp. 220-225.
21. B. Razavi, RF Microelectronics. Prentice Hall, 1998.
22. A, E. Ruetili, "Equivalent circuits models for three dimensional muldconductor systems," IEEE Trans, on Microwave Theory and Techniques, pp. 216-220, 1974.
23. B. N. Sheehan, "TICER: Realizable reduction of extracted RC circuits," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1999, pp. 200-203.
24. "Branch merge reduction of RLCM networks," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2003, pp. 658-664.
25. C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 1,pp. 1-18, Jan. 2000.
26. J. A. Starzky and A. Konczykowska, "Flowgraph analysis of large electronic nei-works," IEEE Trans, on Circuits and Systems I: Fundamental Theory and Applications, vol. 33, no. 3, pp. 302-315, March 1986.
27. S. X.-D. Tan, "A general s-domain hierarchical network reduction algorithm," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2003, pp. 650-637.
28. S. X.-D. Tan, Z. Qi, and H. Li, "Hierarchical modeling and simulation of large analog circuits," in Proc. European Design and Test Conf. (DATE), Feb, 2004, pp, 740-741.
29. X.-D. Tan and C.-J. Shi, "Hierarchical symboHc analysis of large analog circuits via determinant decision diagrams," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401-412, April 2000.
30. G. C. Temesand J. Lapatra, Introduction to circuit synthesis and design. McGraw-Hill Book Company, 1977.
31. H. Yu and L. He, "Vector potential equivalent circuit based on PEEC inversion," in Proc. Design Automation Conf. (DAC), 2003, pp. 781-723.