Return-limited inductances: a practical approach to on-chip inductance extraction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 4, 2000, Pages 425-436

  Shepard, Kenneth L ^a   Tian, Zhong ^a  

^a Columbia University ^*  (United States)

Author keywords

Inductance, parasitic extraction, signal integrity

Indexed keywords

EID: 0001144063     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.838992     Document Type: Article

References (30)

1. K. L. Shepard, V. Narayanan, P. C. Elmendorf, and G. Zheng, "Global harmony: Coupled noise analysis for full-chip RC interconnect networks," in Proc. IEEE Int. Conf. Computer-Aided Design, 1997, pp. 139-146.
2. H. H. Chen, "Minimizing chip-level simultaneous switching noise for high-performance microprocessor design," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, 1996, pp. 544-547.
3. P. J. Dorweiler, F. E. Moore, D. Josephson, and G. T. Colon-Bonet, "Design methodologies and circuit design trade-offs for the HP PA 8000 processor," Hewlett-Packard J., Aug. 1997.
4. H. B. Bakoglu, Circuits, Interconnects, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
5. A. Deutsch, G. V. Kopcsay, C. W. Surovic, B. J. Rubin, L. M. Terman Jr., R. P. Dünne, T. A. Gallo, and R. H. Dennard, "Modelling and characterization of long on-chip interconnections for high-performance microprocessors, " IBM J. Res. Develop., vol. 39, no. 5, pp. 547-567, 1995.
6. A. Deutsch, G. V. Kopcsay, P. J. Restle, H. H. Smith, G. Katopis, W. D. Becker, P. W. Coteus, C. W. Surovic, B. J. Rubin Jr., R. P. Dünne, T. Gallo, K. A. Jenkins, L. M. Terman, R. H. Dennard, G. A. Sai-Halasz, B. L. Krauter, and D. R. Knebel, "When are transmission-line effects important for on-chip interconnections," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1836-1846, Oct. 1997.
7. P. J. Restle, K. A. Jenkins, A. Deutsch, and P. W. Cook, "Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor," IEEE J. Solid-State Circuits, vol. 33, pp. 662-665, Apr. 1998.
8. K. L. Shepard, S. Carey, E. Cho, B. Curran, R. Hatch, D. Huffman, S. McCabe, G. Northrop, and R. Seigier, "Design methodology for the G4 S/390 Microprocessors," IBM J. Res. Develop., vol. 21, no. 4/5, pp. 515-548, 1997.
9. C. F. Webb, C. J. Anderson, L. Sigal, K. Shepard, J. S. Liptay, J. D. Warnock, B. Curran, B. W. Krumm, M. D. Mayo, P. J. Camporese, E. M. Schwarz, M. S. Farrell, P. J. Restle, R. M. Averill, T. J. Siegel, W. V. Huott, Y. H. Chan, B. Wile, P. G. Emma, D. K. Beece, C. T. Chuang, and C. Price, "A 350 MHz S/390 microprocessor," in Proc. 1997 Int. Solid-State Circuits Conf., 1997, pp. 1665-1675.
10. C. F. Webb, C. J. Anderson, L. Sigal, K. L. Shepard, J. S. Liptay, J. D. Warnock, T. J. Siegel, W. V. Huott, Y. H. Chan, B. Wile, T. N. Nguyen, P. G. Emma, D. K. Beece, C.-T. Chuang, and C. Price, "A 400-MHz S/390 microprocessor," IEEE J. Solid-State Circuits, vol. 32, pp. 1665-1675, Nov. 1997.
11. D. A. Priore, "Inductance on silicon for sub-micron CMOS VLSI," in Proc. lEEESymp. VLSI Circuits, 1993, pp. 17-18.
12. B. A. Gieseke et al., "A 600 MHz superscalar RISC microprocessor with out-of-order execution," in Proc. Int. Conf. Solid-State Circuits, 1997, pp. 176-177.
13. E. B. Rosa, "The self and mutual inductance of linear conductors," Bulletin of the National Bureau of Standards, vol. 4, pp. 301-344, 1908.
14. F. Grover, Inductance Calculations: Working Formulas and Tables. New York: Dover, 1962.
15. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Develop., vol. 16, no. 5, pp. 470-481, 1972.
16. _, "Equivalent circuit models for three-dimensional multiconductor systems," IEEE Trans. Microwave Theory Tech., vol. MTT-22, pp. 216-221, Mar. 1974.
17. A. E. Ruehli, N. Kulasza, and J. Pivnichny, "Inductance of nonstraight conductos close to a ground return plane," IEEE Trans. Microwave Theory Tech., vol. MTT-22, pp. 706-708, Aug. 1975.
18. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Fade approximation via the Lanczos process," IEEE Trans. Computer-Aided Design, vol. 14, pp. 639-649, May 1995.
19. L. M. Silveira, M. Kamon, I. M. Elfadel, and J. White, "Coordinate-transformed Arnold! for generating guranteed stable reduced-order models for RLC circuits," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1996, pp. 288-294.
20. K. L. Shepard, "Practical issues of interconnect analysis in deep submicron integrated circuits," in Proc. Int. Conf. Computer Design, 1997, pp. 532-541.
21. W. T. Weeks, L. L. Wu, M. F. McAllister, and A. Singh, "Resistive and inductive skin effects in rectangular conductors," IBM J. Res. Develop., vol. 23, no. 6, pp. 652-660, 1979.
22. M. Kamon, M. J. Tsuk, and J. White, "FastHenry, a multipole-accelerated 3-D inductance extraction program," in Proc. 30th ACM/IEEE Design Automation Conf., Dallas, TX, June 1993, pp. 678-683.
23. M. Kamon, M. J. Tsuk, and J. K. White, "FASTHENRY: A multipole-accelerated 3-D inductance extraction program," IEEE Trans. Microwave Theory and Tech., vol. 42, pp. 1750-1758, Sept. 1994.
24. Z. He, M. Celik, and L. Pileggi, "SPIE: Sparse partial inductance extraction," in Proc. 34th Design Automation Conf., Anaheim, CA, June 1997, pp. 137-140.
25. B. Krauter and L. T. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in Proc. Int. Conf. Computer-Aided Design, 1995, pp. 45-52.
26. M. Kaman, B. Krauter, J. Phillips, L. T. Pileggi, and J. White, "Two optimizations to accelerated method-of-moments algorithms for signal integrity analysis of complicated 3-D packages," in Proc. IEEE4th Topical Meeting on Electrical Performance of Electronic Packaging, Portland, OR, Oct. 1995, pp. 213-216.
27. Z. He and L. T. Pileggi, "A simple algorithm for calculating frequencydependent inductance bounds," in Proc. IEEE Custom Integrated Circuits Conf., 1998, pp. 199-202.
28. P. H. Xiao, E. Charbon, A. Sangiovanni-Vincentelli, T. van Duzer, and S. R. Whitely, "INDEX: An inductane extractor for superconducting circuits," IEEE Trans. Appl. Superconduct., vol. 3, pp. 2629-2632, Mar. 1993.
29. B. Krauter and S. Mehrotra, "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis," in Proc. 35th ACM/IEEE Design Automation Conf., 1998, pp. 303-308.
30. H. Hasegawa, M. Furukawa, and H. Yanai, "Properties of microstrip line on Si-SiO2 system," IEEE Trans. Microwave Theory Tech., vol. MTT-19, pp. 869-881, Nov. 1971.