A local circuit topology for inductive parasitics

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 208-214

  Pacelli, Andrea ^a  

^a Stony Brook University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COULOMB GAGE; INDUCTANCE MATRIX; VECTOR POTENTIAL EQUIVALENT CIRCUIT;

ALGORITHMS; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; EQUIVALENT CIRCUITS; INDUCTANCE; LINEAR INTEGRATED CIRCUITS; MAGNETOSTATICS; MATHEMATICAL MODELS; MATRIX ALGEBRA; SKIN EFFECT; VECTORS;

ELECTRIC NETWORK TOPOLOGY;

EID: 0036916123     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774603     Document Type: Conference Paper

References (15)

1. B. Krauter and L. T. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability", in Proc. International Conference on Computer-Aided Design, 1995, pp. 45-52.
2. K. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction", IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol. 19, pp. 425-436, 2000.
3. M. Beattie, B. Krauter, L. Alatan, and L. Pileggi, "Equipotential shells for efficient inductance extraction", IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol. 20, pp. 70-79, 2001.
4. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: Introducing a new circuit element K", in Proc. IEEE/ACM International Conference on Computer Aided Design, 2000, pp. 150-155.
5. M. Beattie and L. Pileggi, "Efficient inductance extraction via windowing", in Proc. Design, Automation and Test in Europe, 2001, pp. 430-436.
6. B. Krauter and S. Mehrotra, "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis", in Proc. Design Automation Conference, 1998, pp. 303-308.
7. S. Lin, N. Chang, and S. Nakagawa, "Quick on-chip self- and mutual-inductance screen", in Proc. Intl. Symposium on Quality Electronic Design, 2000, pp. 513-520.
8. M. Beattie, S. Gupta, and L. Pileggi, "Hierarchical interconnect circuit models", in Proc. International Conference on Computer Aided Design, 2000, pp. 215-221.
9. H. A. Wheeler, "Formulas for the skin effect", Proc. IRE, vol. 30, pp. 412-424, Sept. 1942.
10. J.D. Jackson, Classical Electrodynamics, John Wiley and Sons, 1975.
11. M. Kamon, M. Tsuk, and J. White, "FASTHENRY: A multipole-accelerated 3-D inductance extraction program", IEEE Trans. Microwave Theory and Techniques, vol. 42, pp. 1750-1758, Sept. 1994.
12. A. Pacelli, M. Mastrapasqua, and S. Luryi, "Generation of equivalent circuits from physics-based device simulation", IEEE Trans. Computer Aided Design of Integrated Circuits, vol. 19, pp. 1241-1250, Nov. 2000.
13. S. Luryi and A. Pacelli, "Automatic generation of RF compact models from device simulation", in Proc. Fifth International Conference on Modeling and Simulation of Microsystems, San Juan, PR, Apr. 2002, pp. 702-709.
14. A. E. Ruehli, "Equivalent circuit models for three-dimensional multiconductor systems", IEEE Trans. Microwave Theory and Techniques, vol. 22, pp. 216-221, Mar. 1974.
15. E. B. Rosa, "The self and mutual inductances of linear conductors", Bulletin of the Bureau of Standards, vol. 4, pp. 301-344, Jan. 1908.