Compact reduced order modeling for multiple-port interconnects

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 413-418

  Liu, Pu ^a   Tan, Sheldon X D ^a   McGaughy, Bruce ^b   Wu, Lifeng ^b  

^a University of California Riverside   (United States)

^b CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADMITTANCE MATRICES; INTERCONNECT CIRCUITS; MODEL ORDER REDUCTION; POLES AND RESIDUES; REDUCED ORDER MODELS; SUBSPACE PROJECTION; SUBSPACE PROJECTION METHODS; SYMBOLIC ANALYSIS;

FREQUENCY RESPONSE; POLES; TRANSFER FUNCTIONS;

CIRCUIT THEORY;

EID: 34548139994     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.35     Document Type: Conference Paper

References (14)

1. O. Brune, "Synthesis of a finite two-terminal network whose driving point impedance is a prescribed function of frequency," Journal of Math. and Phys., vol. 10, pp. 191-236, 1931.
2. E. Chiprout and M. S. Nakhla, "Analysis of interconnect networks using complex frequency hopping," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. CAD-14, no. 2, pp. 186-200, Feb. 1995.
3. C. P. Coelho, J. Phillips, and L. M. Silveira, "A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 2, pp. 293-301, Feb. 2004.
4. P. Feldmann, "Model order redution techniques for linear systems with large numbers of terminals," in Proc. European Design and Test Conf. (DATE), 2004, pp. 944-947.
5. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by pade approximation via the lanczos process," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 5, pp. 639-649, May 1995.
6. R. W. Freund, "SPRIM: structure-preserving reduced-order interconnect macromodeling," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2004, pp. 80-87.
7. P. Liu, S. X.-D. Tan, H. Li, Z. Qi, J. Kong, B. McGaughy, and L. He, "An efficient method for terminal reduction of interconnect circuits considering delay variations," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2005, pp. 821-826.
8. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 645-654, 1998.
9. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 352-366, April 1990.
10. Z. Qi, S. X.-D. Tan, H. Yu, L. He, and P. Liu, "Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2005, pp. 224-229.
11. M. Silveira, M. Kamon, I. Elfadel, and J. White, "A coordinatetransformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1996, pp. 288-294.
12. J. Sturm, "Using SuDuMi 1.02, a matlab toolbox for optimization over symmetric cones," Optim. Meth. Softw., vol. 10, pp. 625-653, 1999.
13. S. X.-D. Tan, "A general s-domain hierarchical network reduction algorithm," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2003, pp. 650-657.
14. X.-D. Tan and C.-J. Shi, "Hierarchical symbolic analysis of large analog circuits via determinant decision diagrams," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401-412, April 2000.