A general s-domain hierarchical network reduction algorithm

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 650-657

  Tan, Sheldon X D ^a  

^a University of California Riverside   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; LINEAR NETWORKS; MICROPROCESSOR CHIPS; OPTICAL INTERCONNECTS; POLYNOMIAL APPROXIMATION; TOPOLOGY; WAVEFORM ANALYSIS;

LOCAL NODE REDUCTION; SYSTEM ON A CHIP (SOC);

HIERARCHICAL SYSTEMS;

EID: 0347409183     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159749     Document Type: Conference Paper

References (22)

1. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Reading, Massachusetts:Addison-Wesley Publishing Company, 1990.
2. C.T. Chen, "Linear System Theory and Design", Oxford Univ. Press, 3rd Ed., 1999.
3. P.J.H. Elias, N.P. van der Meijs, "Including higher-order moments of RC interconnections in layout-to-circuit extraction" in Proc. European Design and Test Conference (ED&TC), pp.362-6. 1996.
4. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Pade approximation via the Lanczos process", IEEE Trans. Computer-Aided Design, vol. 14, no. 5, pp. 639-649, Feb. 1995.
5. _, "Reduced-order modeling of large linear subcircuits via block Lanczos algorithm", in Proc. IEEE/ACM Design Automation Conf.(DAC), pp. 376-380, June. 1995.
6. _, "Reduced-order modeling of large linear subcircuits by means of the SyPVL algorithm", in Proc. IEEE Int. Conf. Computer-Aided Design (ICCAD), pp. 280-287, Nov. 1996.
7. J. Cong, L He, C.-K. Koh and P. Padden "Performance Optimization of VLSI Interconnect Layout", Integration, the VLSI Journal, vol. 21, nos. 1 & 2, Nov. pp. 1-94, 1996.
8. C. K.Cheng, J. Lillis, S. Lin and N. H. Chang, Interconnect Analysis and Synthesis, New York: John Wiley & Sons, Inc., 2000.
9. M. M. Hassoun and P. M. Lin, "A hierarchical network approach to symbolic analysis of large scale networks", IEEE Trans. Circuits and Systems, vol. 42, no. 4, pp. 201-211, April 1995.
10. Y. Ismail and E. G. Friedman "DTT: direct truncation of the transfer function - an alternative to moment matching for tree structured interconnect", IEEE Trans. Computer-Aided Design, vol. 21, no. 2, pp. 131-144, Feb. 2002.
11. A. Odabasioglu, M. Celik and L. T. Pilagge, "Prima: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. on Computer-Aided Design, vol. 17, no. 8, pp. 645-654, Aug. 1998.
12. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-366, Apr. 1990.
13. L. T. Pillage, R. A. Rohrer and C. Visweswariah Electronic Circuit and System Simulation Methods, New York, McGraw-Hill, 1994.
14. Z. Qin and C.-K. Cheng, "RCLK-VJ network reduction with Hurwitz polynomial approximation," Proc. Asia South Pacific Design Automation Conference (ASP-DAC), pp.283-291, Jan. 2003.
15. C.-J. Shi and X.-D. Tan, "Canonical symbolic analysis of large analog circuits with determinant decision diagrams", IEEE Trans. Computer-Aided Design, vol. 19, no. 1, pp. 1-18, Jan. 2000.
16. C.-J. Shi and X.-D. Tan, "Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design", IEEE Trans. Computer-Aided Design, vol. 20, No. 7, pp. 813-827, July 2001.
17. M. Silveira, M. Kamon, and J. White, "Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures", in Proc. IEEE/ACM Design Automation Conf.(DAC), pp. 376-380, June 1995.
18. M. Silveira, M. Kamon, I. Elfadel and J. White, "A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits", in Proc. IEEE Int. Conf. Computer-Aided Design (ICCAD), pp. 288-294, Nov. 1996.
19. X.-D Tan and C.-J. Shi, "Balanced multi-level multi-way partitioning of large analog circuits for hierarchical symbolic analysis," Proc. Asia and South Pacific Design Automation Conference (ASPDAC'99), pp. 1-4, Jan., 1999.
20. X.-D. Tan and C.-J. Shi, "Hierarchical symbolic analysis of large analog circuits via determinant decision diagrams", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401-412, April 2000.
21. S. X.-D. Tan and J. Yang, "Hurwitz stable model reduction for non-tree structured RLCK circuits," in Proc. 16th IEEE International System-on-Chip Conference, Sept, 2003. (to appear).
22. X. Yang, C.-K. Cheng, W.H. Ku, R. J. Carragher "Hurwitz stable reduced order modeling for RLC interconnect trees", in Proc. IEEE Int. Conf. Computer-Aided Design (ICCAD), pp. 222-228, Nov. 2000.