INDUCTWISE: Inductance-wise interconnect simulator and extractor

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 7, 2003, Pages 884-894

  Chen, Tsung Hao ^a   Luk, Clement ^a   Chen, Charlie Chung Ping ^b  

^a University of Wisconsin Madison   (United States)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Circuit simulation; Inductance extraction; Interconnect; On chip parasitic modeling

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; COMPUTER SOFTWARE SELECTION AND EVALUATION; INDUCTANCE MEASUREMENT; PERFORMANCE; SOFTWARE ENGINEERING; THEOREM PROVING;

INDUCTANCE MATRIX SPARSIFICATION ALGORITHM; K-METHOD; NODAL ANALYSIS; SOFTWARE PACKAGE FASTHENRY; SOFTWARE PACKAGE INDUCTWISE; SOFTWARE PACKAGE SPICE3;

ELECTRIC NETWORK ANALYSIS;

EID: 0038444634     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.814260     Document Type: Article

References (21)

1. H. Ji, A. Devgan, and W. Dai, "KSIM: a stable and efficient RKC simulator for capturing on-chip inductance effect," in Proc. Asia South Pacific Design Automation Conf., June 2001, pp. 379-384.
2. University of Wisconsin, Madison, VLSI EDA Available: http://vlsi.ece.wisc.edu/Inductwise,htm [Online]
3. M. W. Beattie and L. T. Pileggi, "Inductance 101: modeling and extraction," in Proc. Design Automation Conf., June 2001, pp. 323-328.
4. K. Gala, D. Blaauw, J. Wang, V. Zolotov, and M. Zhao, "Inductance 101: analysis and design issues," in Proc. Design Automation Conf., June 2001, pp. 329-334.
5. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Develop., no. 5, pp. 470-481, 1972.
6. M. Kamon, M. J. Tsuk, and J. K. White, "FastHenry: a multipole-accelerated 3-D inductance extraction program," in Proc. Design Automation Conf., June 1993, pp. 678-683.
7. N. Chang, S. Lin, J. Lillis, and C. K. Cheng, Inteconnect Analysis and Synthesis. New York: Wiley, 2000.
8. H. Hu, D. Blaauw, V. Zolotov, K. Gala, M. Zhao, R. Panda, and S. S. Sapatnekar, "A precorrected-FFT method for simulating on-chip inductance," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 221-227.
9. J. R. Phillips and J. K. White, "A precorrected-FFT method for electrostatic analysis of complicated 3-D structures," IEEE Trans. Computer-Aided Design, vol. 16, pp. 1059-1072, Oct. 1997.
10. Z. He, M. Celik, and L. T. Pileggi, "SPIE: sparse partial inductance extraction," in Proc. Design Automation Conf., 1997, pp. 137-140.
11. B. Krauter and L. T. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in Proc. Int. Conf. Computer-Aided Design, Nov. 1995, pp. 45-52.
12. K. L. Shepard and Z. Tian, "Return-limited inductances: a practical approach to on-chip inductance extraction," IEEE Trans. Computer Aided Design, vol. 19, pp. 425-436, Apr. 2000.
13. K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw, "On-chip inductance modeling and analysis," in Proc. Design Automation Conf., June 2000, pp. 63-68.
14. M. W. Beattie and L. T. Pileggi, "Modeling magnetic coupling for on-chip interconnect," in Proc. Design Automation Conf., June 2001, pp. 335-340.
15. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K," in Proc. Int. Conf. Computer-Aided Design, Nov. 2000, pp. 150-155.
16. H. Zheng, B. Krauter, M. Beattie, and L. Pileggi, "Window-based susceptance models for large-scale RLC circuit analysis," in Proc. Design Automation Test Eur., 2002, pp. 628-633.
17. T. H. Chen and C. C. P. Chen, "Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods," in Proc. Design Automation Conf., June 2001, pp. 559-562.
18. T. H. Chen, C. Luk, H. Kim, and C. C. P. Chen, "INDUCTWISE: inductance-wise interconnect simulator and extractor," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 215-220.
19. F. W. Grover, Inductance Calculations: Working Formulas and Tables. New York: Dover, 1946.
20. C. Hoer and C. Love, "Exact inductance equations for rectangular conductors with applications to more complicated geometries," Res. Nat. Bureau Standards - C. Eng. Instrument., vol. 69C, no. 2, pp. 127-137, 1965.
21. L.W. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," Univ. Calif., Berkeley, ERL Memo ERL-M520, 1975.