Congestion-aware topology optimization of structured power/ground networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 5, 2005, Pages 683-695

  Singh, Jaskirat ^a   Sapatnekar, Sachin S ^a  

^a University of Minnesota   (United States)

Author keywords

Congestion aware; Ground; Nonuniform grid; Power; Topology

Indexed keywords

CONGESTION CONTROL (COMMUNICATION); ELECTRIC LOSSES; ELECTROMIGRATION; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; OPTIMIZATION; TOPOLOGY; VECTORS;

CONGESTION-AWARE; GROUND; NONUNIFORM GRID; POWER;

VLSI CIRCUITS;

EID: 18744408849     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.846369     Document Type: Article

References (22)

1. X. D. S. Tan, C. J. R. Shi, and J. C. Lee, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in IEEE Trans. Computer-Aided Design Integr. Circuits Syst. Conf., vol. 22, Dec. 2003, pp. 156-161.
2. T. Wang and C. C. Chen, "Optimization of the power/ground network wire-sizing and spacing based on sequential network simplex algorithm," in Proc. IEEE Int. Symp. Quality Electron. Design, 2002, pp. 157-162.
3. X. D. S. Tan and C. J. R. Shi, "Fast power/ground network optimization based on equivalent circuit modeling," in Proc. ACM/IEEE Design Automation Conf., 2001, pp. 550-554.
4. R. Dutta and M. Marck-Sadowska, "Automatic sizing of Power Ground (P/G) networks in VLSI," in Proc. ACM/IEEE Design Automation Conf., 1989, pp. 783-786.
5. X. Wu, X. Hon, Y. Ca, C. K. Cheng, J. Gu, and W. Dai, "Area minimization of power distribution network using efficient nonlinear programming techniques," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2001, pp. 153-157.
6. S. Boyd, L. Vandenberghe, A. E. Gamal, and S. Yun, "Design of robust global power and ground networks," in Proc. ACM Int. Symp. Phys. Design, 2001, pp. 60-65.
7. H. Su, K. H. Gala, and S. S. Sapatnekar, "Fast analysis and optimization of power/ground networks," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2000, pp. 477-480.
8. H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-sub-micron VLSI chip design," in Proc. ACM/IEEE Design Automation Conf., 1997, pp. 638-643.
9. T. Mitsuhashi and E. S. Kuh, "Power and ground network topology optimization for cell based VLSIs," in Proc. ACM/IEEE Design Automation Conf., 1992, pp. 524-529.
10. H. Cai, "Multi-pads single layer power net routing in VLSI circuit," in Proc. ACM/IEEE Design Automation Conf, 1988, pp. 183-188.
11. J. Oh and M. Pedram, "Multi-pad power/ground network design for uniform distribution of ground bounce," in Proc. ACM/IEEE Design Automation Conf., 1998, pp. 287-290.
12. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods. New York: McGraw-Hill, 1995.
13. P. Saxena and S. Gupta, "On integrating power and signal routing for shield count minimization in congested regions," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 24, pp. 437-445, Apr. 2003.
14. H. Su, J. Hu, S. S. Sapatnekar, and S. Nassif, "Congestion-driven code-sign of power and signal networks," in Proc. ACM/IEEE Design Automation Conf., 2002, pp. 64-69.
15. J. Singh and S. S. Sapatnekar, "Topology optimization of structured power/ground networks," in Proc. ACM Int. Symp. Phys. Design, 2004, pp. 116-123.
16. M. Zhao, R. V. Panda, S. S. Sapatnekar, T. Edwards, R. Chaudhry, and D. Blaauw, "Hierarchical analysis of power distribution networks," in Proc. ACM/IEEE Design Automation Conf., 2000, pp. 482-486.
17. J. Lou, S. Thakur, S. Krishnamoorthy, and H. S. Sheng, "Estimating routing congestion using probabilistic analysis," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 21, no. 1, pp. 32-41, Jan. 2002.
18. J. Westra, C. Bartels, and P. Groeneveld, "Probabilistic congestion prediction," in Proc. ACM Int. Symp. Phys. Design, 2004, pp. 204-209.
19. H. Kriplani, F. Najm, and I. Hajj, "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits algorithms, signal correlations, and their resolution," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1995, pp. 998-1012.
20. Available: http://www.netlib.org/c/meschach [Online]
21. International Technology Roadmap for Semiconductors, Semiconductor Industry Association. (2001). http://public.itrs.net [Online]
22. J. Cong, "An interconnect-centric design flow for nanometer technologies," Proc. IEEE, vol. 89, no. 4, pp. 477-480, Apr. 2001.