HiPRIME: Hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 6, 2005, Pages 797-806

  Lee, Yu Min ^a   Cao, Yahong ^b   Chen, Tsung Hao ^c   Wang, Janet Meiling ^d   Chen, Charlie Chung Ping ^e  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b CADENCE DESIGN SYSTEMS   (United States)

^c SYNOPSYS INC   (Taiwan)

^d UNIVERSITY OF ARIZONA   (United States)

^e NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Model order reduction; Power distribution; Power grid; Signal integrity

Indexed keywords

ALGORITHMS; CAPACITANCE; COMPUTER SIMULATION; COMPUTER SOFTWARE; ELECTRIC RESISTANCE; EQUIVALENT CIRCUITS; INDUCTANCE; POWER SUPPLY CIRCUITS;

MODEL ORDER REDUCTION; POWER GRIDS; SIGNAL INTEGRITY; ULTRA DEEP SUBMICRON (UDSM) TECHNOLOGY;

MICROPROCESSOR CHIPS;

EID: 20444438679     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.847938     Document Type: Article

References (19)

1. H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," in Proc. Design Automation Conf., CA, Jun. 1997, pp. 638-643.
2. M. K. Gowan, L. L. Biro, and D. B. Jackson, "Power considerations in the design of the Alpha 21 264 microprocessor," in Proc. Design Automation Conf., CA, Jun. 1998, pp. 726-731.
3. A. Dharchoudhury, R. Panda, D. Blaauw, and R. Vaidyanathan, "Design and analysis of power distribution networks in PowerPC microprocessors," in Proc. Design Automation Conf., CA, Jun. 1998, pp. 738-743.
4. Y.-M. Jiang and K.-T. Cheng, "Analysis of performance impact caused by power supply noise in deep submicron devices," in Proc. Design Automation Conf., LA, Jun. 1999, pp. 760-765.
5. J. M. Wang and T. V. Nguyen, "Extended Krylov method for reduced order analysis of linear circuits with multiple sources," in Proc. Design Automation Conf., CA, Jun. 2000, pp. 247-252.
6. M. Zhao, R. V. Panda, S. S. Sapatnekar, T. Edwards, R. Chaudhry, and D. Blaauw, "Hierarchical analysis of power distribution networks," in Proc. Design Automation Conf., CA, Jun. 2000, pp. 150-155.
7. S. R. Nassif and J. N. Kozhaya, "Fast power grid simulation," in Proc. Design Automation Conf., CA, Jun. 2000, pp. 156-161.
8. A. Krstic and K. Cheng, "Vector generation for maximum instantaneous current through supply lines for CMOS circuits," in Proc. Design Automation Conf., CA, Jun. 1997, pp. 383-388.
9. S. Bobba and I. N. Hajj, "Estimation of maximum current envelope for power bus analysis and design," in Proc. Int. Symp. Phys. Design, CA, Apr. 1998, pp. 141-146.
10. L. W. Nagel, "SPICE2: A Computer Program to Simulate Semiconductor Circuits," Univ. California, Berkeley, ERL Memo ERL-M520, 1975.
11. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods. New York: McGraw-Hill, 1995.
12. M. Celik, L. T. Pillage, and A. Odabasioglu, IC Interconnect Analysis. Norwell, MA: Kluwer, 2002.
13. L. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 9, no. 4, pp. 352-366, Apr. 1990.
14. P. Feldman and R. W. Freund, "Efficient linear circuit analysis by Pade approximation via the Lanczos process," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 14, no. 5, pp. 639-649, May 1995.
15. Q. J. Yu and E. S. Kuh, "Exact moment model of transmission lines and application to interconnect delay estimation," IEEE Trans. VLSI Syst., vol. 3, no. 3, pp. 311-322, Jun. 1995.
16. A. Odabasioglu, M. Celik, and L. T. Pillage, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," in Proc. Int. Conf. Computer-Aided Design, CA, Nov. 1997, pp. 58-65.
17. S. P. Chan, S. Y. Chan, and S. G. Chan, Analysis of Linear Networks and Systems: A Matrix-Oriented Approach with Computer Applications. Reading, MA: Addison-Wesley, 1970.
18. T.-H. Chen and C. C.-P. Chen, "Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods," in Proc. Design Automation Conf, NV, Jun. 2001, pp. 559-562.
19. T.-H. Chen, C. Luk, H. Kim, and C. C.-P. Chen, "INDUCTWISE: Inductance-wise interconnect simulator and extractor," in Proc. Int. Conf. Computer-Aided Design, CA, Nov. 2002, pp. 215-220.