Compact representation and efficient generation of s-expanded symbolic network functions for computer-aided analog circuit design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 7, 2001, Pages 813-827

  Richard Shi, C J ^a,b   Tan, Xiang Dong ^a,b,c  

^a IEEE   (United States)

^b University of Washington   (United States)

^c Monterey Design Systems   (United States)

Author keywords

Analog circuit design; Determinant decision diagrams; Network functions; Noise evaluation; Poles zeros; Small signal analysis; Symbolic circuit analysis

Indexed keywords

ANALOG INTEGRATED CIRCUITS; DETERMINANT DECISION DIAGRAMS; SYMBOLIC CIRCUIT ANALYSIS; SYMBOLIC NETWORK FUNCTIONS;

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; FREQUENCY DOMAIN ANALYSIS; MATHEMATICAL MODELS; MATRIX ALGEBRA; OPERATIONAL AMPLIFIERS; POLES AND ZEROS; POLYNOMIALS; SPURIOUS SIGNAL NOISE; TRANSFER FUNCTIONS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0035398370     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.930996     Document Type: Article

References (37)

1. Binary decision diagrams
2. Computer generation of symbolic network functions-A new theory and implementation
3. Graph-based algorithms for Boolean function manipulation
4. Binary decision diagrams and beyond: Enabling technologies for formal verification
5. Efficient implementation of a BDD package
6. Analog network testability measurement: A symbolic formulation approach
7. The transient response of damped linear networks with particular regard to wideband amplifiers
8. Circuit noise evaluation by Pade approximation based model-reduction techniques
9. A tool for symbolic analysis of analog integrated circuits including pole/zero extraction
10. Interactive AC modeling and characterization of analog circuits via symbolic analysis
11. Formula approximation for flat and hierarchical symbolic analysis
12. Symbolic analysis tools-The state of the art
13. Symbolic formula approximation
14. Symbolic analysis methods and applications for analog circuits: A tutorial overview
15. A hierarchical network approach to symbolic analysis of large scale networks
16. Multifrequency measurement of testability with application to large linear analog systems
17. Zero-suppressed BDDs for set manipulation in combinatorial problems
18. Testability analysis of analog circuits via determinant decision diagrams
19. Computationally efficient electronic-circuit noise calculations
20. Analysis, sensitivity and macromodeling of the Elmore delay in linear networks for performance-driven VLSI design
21. Symbolic analysis of large analog circuits with determinant decision diagrams
22. Canonical symbolic analysis of large analog circuits with determinant decision diagrams
23. Efficient derivation of exact s-expanded symbolic expressions for behavioral modeling of analog circuits
24. Flowgraph analysis of large electronic networks
25. Interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams
26. Symbolic circuit-noise analysis via determinant decision diagrams
27. Group delay as an estimate of delay in logic
28. A unified approach to the approximate symbolic analysis of large analog circuits