A general method for multi-port active network reduction and realization

BMAS 2005 - Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop

Volumn 2005, Issue , 2005, Pages 7-12

  Liu, Pu ^a   Qi, Zhenyu ^a   Aviles, Amalia ^a   Tan, Sheldon X D ^a  

^a University of California Riverside   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONSTRAINT THEORY; HIERARCHICAL SYSTEMS; LEAST SQUARES APPROXIMATIONS; LINEAR SYSTEMS; MATHEMATICAL MODELS;

ANALOG CIRCUITS; LINEAR CIRCUIT; LINEAR(IZED) ACTIVE ANALOG CIRCUITS; PHASE RESPONSES;

ANALOG COMPUTERS;

EID: 33746802399     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BMAS.2005.1518179     Document Type: Conference Paper

References (20)

1. C. S. Amin, M. H. Chowdhury, and Y. I. Ismail, "Realizable RLCK circuit crunching," in Proc. Design Automation Conf. (DAC),2003, pp. 226-231.
2. P. Elias and N. van der Meijs, "Including higher-order moments of RC interconnections in layout-to-circuit extraction," in Proc. European Design and Test Conf. (DATE), 1996, pp. 362-366.
3. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by pade approximation via the lanczos process," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 5, pp. 639-649, May 1995;
4. R. W. Freund, "SPRIM: structure-preserving reduced-order interconnect macromodeling," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2004, pp. 80-87.
5. G. Gielen and R. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proc. of IEEE, vol. 88, no. 12, pp. 703-717, Dec. 2000.
6. G. Gielen and W. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits. Kluwer Academic Publishers, 1991.
7. K. J. Kerns and A. T. Yang, "Stable and efficient reduction of large, multiport re network by pole analysis via congruence transformations," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 7, pp. 734-744, July 1998.
8. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge University Press, 2004.
9. R. Ludwig and P. Bretchko, RF Circuit Design, Theory and Applications. Prentice Hall, 2000.
10. K. Mayaram, D. C. Lee, S. Moinian, D. R. Rich, and J. Joychowdhury, "Computer-aided circuit analysis tools for RFIC simulation: algorithms, features, and limitations," IEEE Trans, on Circuits and Systems II: analog and digital signal processing, vol. 47, no. 4, pp. 274-286, 2000.
11. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 645-654, 1998.
12. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 352-366, April 1990.
13. Z. Qi, S. X.-D. Tan, H. Yu, L. He, and P. Liu, "Wideband modeling of RF/analog circuits via hierarchical multi-point model order reduction," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Jan. 2005, pp. 224-229.
14. Z. Qin and C. Cheng, "Realizable parasitic reduction using generalized Y transformation," in Proc. Design Automation Conf. (DAC), 2003, pp. 220-225.
15. B. N. Sheehan, "TICER: Realizable reduction of extracted RC circuits," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1999, pp. 200-203.
16. _, "Branch merge reduction of RLCM networks," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 2003, pp. 658-664.
17. M. Silveira, M. Kamon, I. Elfadel, and J. White, "A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits," in Proc. Int. Conf. on Computer Aided Design (ICCAD), 1996, pp. 288-294.
18. S. X.-D. Tan, "A general s-domain hierarchical network reduction algorithm," in Proc. Int. Conf on Computer Aided Design (ICCAD), 2003, pp. 650-657.
19. X.-D. Tan and C.-J. Shi, "Hierarchical symbolic analysis of large analog circuits via determinant decision diagrams," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 4, pp. 401-412, April 2000.
20. G. C. Temes and J. Lapatra, Introduction to circuit synthesis and design. McGraw-Hill Book Company, 1977.