Vector potential equivalent circuit based on PEEC inversion

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 718-723

  Yu, Hao ^a   He, Lei ^a  

^a University of California   (United States)

Author keywords

Algorithms; Theory

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; INDUCTANCE; INTEGRATION; VECTORS; WAVEFORM ANALYSIS;

CIRCUIT MATRIX;

EQUIVALENT CIRCUITS;

EID: 0041633619     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/776014.776016     Document Type: Conference Paper

References (16)

1. A. Pacelli, "A local circuit topology for inductive parasitics," in ICCAD, pp. 208-214, 2002.
2. A. E. Ruehli, "Equivalent circuits models for three dimensional multiconductor systems," IEEE Trans. on MIT, pp. 216-220, 1974.
3. Z. He, M. Celik, and L. Pillegi, "SPIE: Sparse partial inductance extraction," in 34th DAC, pp. 137-140, 1997.
4. K. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction," IEEE Trans. on CAD, vol. 19, no. 4, pp. 425-436, 2000.
5. B. Krauter and L. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in ICCAD, pp. 45-52, 1995.
6. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K," in ICCAD, pp. 150-155, 2000.
7. H. Ji, A. Devgan, and W. Dai, "Ksim: A stable and efficient RKC simulator for capturing on-chip inductance effect," in 38th DAC, pp. 379-384, 2001.
8. M. Beattie and L. Pileggi, "Efficient inductance extraction via windowing," in DATE, pp. 430-436, 2001.
9. G. Zhong, C. Koh, and K. Roy, "On-chip interconnect modeling by wire duplication," in ICCAD, pp. 341-346, 2002.
10. M. Kamon, M. Tsuk, and J. White, "FastHenry: a multipole-accelerated 3D inductance extraction program," IEEE Trans. on MIT, 1994.
11. H. Yu and L. He, "Vector potential equivalent circuit based on PEEC inversion," in UCLA EE Technical Report, http://eda.ee.ucla.edu/publications.html, 2003.
12. K. Narbos and J. White, "FastCap: A multipole accelerated 3D capacitance extraction program," IEEE Trans. on CAD, vol. 10, no. 11, pp. 1447-1459, 1991.
13. F. Grover, "Inductance calculations: Working formulas and tables," in Dover Publications, New York, 1946.
14. X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang, "On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation," in CICC, pp. 487-490, 2000.
15. T. Lin, M. W. Beattie, and L. T. Pileggi, "On the efficacy of simplified 2D on-chip inductance models," in 39th DAC, 2002.
16. M. Xu and L. He, "An efficient model for frequency-based on-chip inductance," in IEEE/ACM International Great Lakes Symposium on VLSI, 2001.