Branch Merge Reduction of RLCM Networks

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 658-664

  Sheehan, Bernard N ^a  

^a MENTOR GRAPHICS CORPORATION   (United States)

Author keywords

Gaussian elimination; Model order reduction; Parasitic extraction; Transmission line modeling

Indexed keywords

ALGORITHMS; CAPACITANCE; CAPACITORS; COMPUTER SIMULATION; ELECTRIC LINES; INDUCTANCE; MAGNETIC COUPLINGS; THEOREM PROVING;

BRANCH MERGE REDUCTION; GAUSSIAN ELIMINATION; PARASITIC EXTRACTION;

ELECTRIC NETWORK ANALYSIS;

EID: 0346148439     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159750     Document Type: Conference Paper

References (14)

1. L. Rohrer and L. Pillage, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE TCAD, vol. 9, pp 352-66, 1990.
2. P. Feldmann and R. W. Freund, "Efficient Linear Circuit Analysis by Pade Approximation via the Lanczos Process," Euro-DAC 1994, pp. 170-75.
3. M. Silveira, M. Kamon, I. Elfadel and J. White, "A CoordinateTransformed Arnoldi Algorithm for Generating Guaranteed Stable Reduced-Order Models of RLC Circuits," DAC 1996, pp. 288-94.
4. K. Kerns, I. Wemple, A. Yang, "Stable and Efficient Reduction of substrate Model Networks Using Congruence Transforms," ICCAD 1995, pp.207-14.
5. A. Odabasioglu, M. Celik, L. Pileggi, "PRIMA: Passive Reduced-order Interconnect Macromodelinig Algorithm," DAC 1997, pp. 5865.
6. A. van Genderen and N. van der Meijs, "Extracting Simple but Accurate RC models for VLSI Interconnect," Proc. IEEE Symp. Circuits and Systems, 1988, pp. 2351-54.
7. P. Vanoostende, P. Six, and H. De Man, "DARSI: RC Data Reduction," IEEE TCAD, vol. 10, 1991, pp.493-500.
8. P. Elias and N. van der Meijs, "Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency, " DAC 1996, pp. 764-69.
9. B. Sheehan, "TICER: Realizable Reduction of Extracted RC Circuits," ICCAD 1999, pp. 200-03.
10. B. Sheehan, "ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization,"" DAC 1999.
11. H. Zheng and L. Pileggi, "Robust and Passive Model Order Reduction for Circuits Containing Susceptance Elements," ICCAD 2002, pp. 761-66.
12. Z. Qin, C. K. Cheng, "Realizable parasitic reduction using generalized Y-Δ transformation," DAC 2003, pp. 220-25
13. C. Amin, M. Chowdhury, Y. Ismail, "Realizable RLCK circuit crunching," DAC 2003, pp. 226-31
14. A. Deutsch, et al. "On-Chip Wiring Design Challenges for Gigahertz Operation," Proc. IEEE, vol. 89 no. 4, April 2001, pp. 529-55.