A provably passive and cost-efficient model for inductive interconnects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 8, 2005, Pages 1283-1294

  Yu, Hao ^a   He, Lei ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Circuit simulation; Inductance sparsification; Interconnect modeling

Indexed keywords

COMPUTER SIMULATION; COST EFFECTIVENESS; ELECTRIC NETWORK ANALYSIS; INDUCTANCE; MATHEMATICAL MODELS; MATRIX ALGEBRA;

CIRCUIT SIMULATION; INDUCTANCE SPARSIFICATION; INTERCONNECT MODELING; PARTIAL ELEMENT EQUIVALENT CIRCUIT (PEEC) MODEL;

LARGE SCALE SYSTEMS;

EID: 23744433491     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.850820     Document Type: Article

References (26)

1. R. Singh, Signal Integrity Effects in Custom IC and ASIC Designs. New York: Wiley, 2003.
2. J. Lillis, C. Cheng, S. Lin, and N. Chang, High-Performance Interconnect Analysis and Synthesis. New York: Wiley, 1999.
3. A. E. Ruehli, "Equivalent circuits models for three dimensional multi-conductor systems," IEEE Trans. Microw. Theory Tech., vol. MTT-22, no. 3, pp. 216-220, 1974.
4. K. Narbos and J. White, "FastCap: A multipole accelerated 3D capacitance extraction program," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 10, no. 11, pp. 1447-1459, Nov. 1991.
5. M. Kamon, M. Tsuk, and J. White, "FastHenry: A multipole-accelerated 3D inductance extraction program," IEEE Trans. Microw. Theory Tech., vol. 42, no. 9, pp. 1750-1758, Sep. 1994.
6. A. M. Niknejad and R. G. Meyer, "Analysis of eddy current losses over conductive substrates with applications to monolithic inductors and transformers," IEEE Trans. Microw. Theory Tech., vol. 49, no. 1, pp. 166-176, Jan. 2001.
7. Z. He, M. Celik, and L. Pillegi, "SPIE: Sparse partial inductance extraction," in Proc. Design Automation Conf. (DAC), Anaheim, CA, 1997, pp. 137-140.
8. K. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 4, pp. 425-436, Apr. 2000.
9. B. Krauter and L. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, 1995, pp. 45-52.
10. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: Introducing a new circuit element K," in Proc. Int. Conf. Computer-Aided Design (ICCAD), Santa Clara, CA, 2000, pp. 150-155.
11. M. Beattie and L. Pileggi, "Efficient inductance extraction via windowing," in Proc. Design, Automation and Test Eur. Conf. (DATE), Munich, Germany, 2001, pp. 430-436.
12. H. Ji, A. Devgan, and W. Dai, "Ksim: A stable and efficient RKC simulator for capturing on-chip inductance effect," in Proc. Asia South Pacific Design Automation Conf. (ASPDAC), Yokohama, Japan, 2001, pp. 379-384.
13. T. Chen, C. Luk, and C. Chen, "Inductwise: Inductance-wise interconnect simulator and extractor," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 7, pp. 884-894, Jul. 2003.
14. G. Zhong, C. Koh, and K. Roy, "On-chip interconnect modeling by wire duplication," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 11, pp. 1521-1532, Nov. 2003.
15. A. Pacelli, "A local circuit topology for inductive parasitics," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, 2002, pp. 208-214.
16. H. Yu, L. He, Z. Qi, and S. Tan, "A wideband hierarchical circuit reduction for massively coupled interconnects," presented at the Asia South Pacific Design Automation Conf. (ASPDAC), Shanghai, China, 2005.
17. S. X.-D. Tan, "A general s-domain hierarchical network reduction algorithm," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, 2003, pp. 650-657.
18. J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali, and S. H.-C. Yen, "Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology," in Proc. Design Automation Conf. (DAC), Anaheim, CA, 1997, pp. 627-632.
19. J. D. Jackson, Classical Electrodynamics. New York: Wiley, 1975.
20. Y. Ismail and E. G. Friedman, On-Chip Inductance in High Speed Integrated Circuits. Norwell, MA: Kluwer, 2002.
21. V. Valkenburg, Linear Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1982.
22. F. Grover, Inductance Calculations: Working Formulas and Tables. New York: Dover, 1962.
23. X. Qi, G. Wang, Z. Yu, R. Dutton, T. Young, and N. Chang, "On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Orlando, FL, 2000, pp. 487-490.
24. D. Luca, A. Sangiovanni-Vincetelli, and J. White, "Using conduction modes basis functions for efficient electromagnetic analysis of on-chip and off-chip interconnect," in Proc. Design Automation Conf. (DAC), Las Vegas, NV, 2001, pp. 563-566.
25. L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Diego, CA, May 1999, pp. 457-460.
26. Y. Massoud and J. White, "Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 3, pp. 286-291, Mar. 2002.