Efficient model order reduction via multi-node moment matching

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 767-774

  Ismail, Yehea I ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYMPTOTIC WAVEFORM EVALUATION; COMPUTATIONAL EFFICIENCY; MODEL ORDER REDUCTION; MULTI-NODE MOMENT MATCHING; SERIES EXPANSION; SINGLE-POINT MOMENT MATCHING; TAYLOR SERIES;

APPROXIMATION THEORY; COMPUTER SIMULATION; CONVERGENCE OF NUMERICAL METHODS; LINEAR SYSTEMS; NONLINEAR EQUATIONS; PARALLEL PROCESSING SYSTEMS; TRANSFER FUNCTIONS;

PATTERN MATCHING;

EID: 0036911854     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774685     Document Type: Conference Paper

References (14)

1. L. T. Pillage and R. A. Rohrer, "Delay Evaluation with Lumped Linear RLC Interconnect Circuit Models," Proceedings of the Caltech Conference on VLSI, pp. 143-158, May 1989.
2. L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Transactions on Computer-Aided Design, Vol. CAD-9, No. 4, pp. 352 - 366, April 1990.
3. T. K. Tang and M. S. Nakhla, "Analysis of High-Speed VLSI Interconnects Using the Asymptotic Waveform Evaluation Techniques," IEEE Transactions on Computer-Aided Design, Vol. CAD-11, No. 3, pp. 341 - 352, March 1992.
4. C. C. Ratzlaff, A Fast Algorithm for Computing the Time Moments of RLC Circuits, Masters thesis, University of Texas at Austin, Austin, Texas, May 1991.
5. C. C. Ratzlaff, N. Gopal, and L. T. Pillage, "RICE: Rapid Interconnect Circuit Evaluator," Proceedings of the IEEE/ACM Design Automation Conference, pp. 555 - 560, June 1991.
6. D. F. Anastasakis, N. Gopal, S. Y. Kim, and L. T. Pillage, "On the Stability of Approximations in Asymptotic Waveform Evaluation," Proceedings of the IEEE/ACM Design Automation Conference, pp. 207 - 212, June 1992.
7. R. Achar, M. S. Nakhla and Q. Zhang "Full-Wave Analysis of High-Speed VLSI Interconnects Using Complex Frequency Hopping," IEEE Transactions on Computer-Aided Design, Vol. CAD-17, No. 10, pp. 997 - 1016, October 1998.
8. E. Chiprout and M. S. Nakhla, "Analysis of Interconnect Networks Using Complex Frequency Hopping," IEEE Transactions on Computer-Aided Design, Vol. CAD-14, pp. 186 - 200, February 1995.
9. M. Silveira, M. Kamon, and J. White, "Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures," Proceedings of the IEEE/ACM Design Automation Conference, pp. 376 -380. June 1995.
10. D. L. Boley, "Krylov Space Methods on State-Space Control Models," Journal of Circuits, Systems, and Signal Processing, Vol. 13, No. 6, pp. 733 - 758, May 1994.
11. A. Odabasioglu, M. Celik, and L. T. Pillage, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," IEEE Transactions on Computer-Aided Design, Vol. CAD-17, No. 8, pp. 645 - 654, August 1998.
12. P. Feldmann and R. W. Feund, "Efficient Linear Circuit Analysis by Pade Approximation via the Lancozos Process," IEEE Transactions on Computer-Aided Design, Vol. CAD-14, No. 5, pp. 639 - 649, May 1995.
13. P. Feldmann and R. W. Freund, "Reduced-Order Modeling of Large Linear Subcircuits via Block Lanczos Algorithm," Proceedings of the IEEE/ACM Design Automation Conference, pp. 474 - 479, June 1995.
14. P. Feldmann and R. W. Freund, "Reduced-Order Modeling of Large Passive Linear Circuits by Means of the SyPVL Algorithm," Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 280 - 287, November 1996.