Low power and low voltage circuit design with the FGMOS transistor

Low Power and Low Voltage Circuit Design with the FGMOS Transistor

Volumn , Issue , 2006, Pages 1-320

  Rodriguez Villegas, Esther ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

TIMING CIRCUITS;

FGMOS TRANSISTORS; INNOVATIVE SOLUTIONS; LOW POWER; LOW VOLTAGES; LOW-VOLTAGE CIRCUIT DESIGNS; POWER DESIGN;

LOW POWER ELECTRONICS;

EID: 84988960596     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1049/PBCS020E     Document Type: Book

References (256)

1. Vittoz, E. A., ‘Analog VLSI signal processing: why, where, and how?’, Analog Integrated Circuits and Signal Processing, 1994 8, pp. 27-44
2. Luryi, S., Xu, J., and Zaslavski, A., (eds.) Future trends in microelectronics. The road ahead (Wiley-Interscience, 1999) ISBN: 0 471 32183 4
3. Lyon, R. F., and Mead, C., ‘An analog electronic cochlea’, IEEE Transactions on Acoustics, Speech and Signal Processing, 1988 36(7), pp. 1119-34
4. Stotts, L. J., ‘Introduction to implantable biomedical IC design’, IEEE Circuits Devices Mag., 1989 5 (1), pp. 12-18
5. Von Kaenel, V., Macken, P., and Degrauwe, M. G. R., ‘A voltage reduction technique for battery operated systems’, IEEE Journal of Solid-State Circuits, 1990 25, pp. 1136-40
6. Yufera, A., Rueda, A., Munoz, J. M., Doldan, R., Léger, G., and Rodrlguez Villegas, E. O., ‘A tissue impedance measurement chip for myocardial ischemia detection’, IEEE Transactions on Circuits and Sytems I: Fundamental Theory and Applications, 2005 52(12), pp. 2620-8
7. Baltes, H., and Brand, O. (invited keynote): ‘CMOS integrated microsystems and nanosystems’. Proceedings of the SPIE Conference on Smart Electronics andMEMS, 1999 3673, pp. 2-10
8. Baltes, H., and Brand, O. (invited keynote), ‘The National Technology Roadmap for Semiconductors. Technology Needs’, Technical report, Semiconductor Industry Association, 2000.
9. El-Adawy, A. A., and Soliman, A. M., ‘A low-voltage single input class AB transconductor with rail-to-rail input range’, IEEE Transactions on Circuits and Systems-I, 2000 47, pp. 236-42
10. Duque-Carrillo, J. F., Ausln, J. L., Torelli, G., Valverde, J. M., and Domlnguez, M. A., ‘1V rail-to-rail operational amplifiers in standard CMOS technology’, IEEE Journal of Solid State Circuits, 2000 35, pp. 33-44
11. Lin, C., and Ismail, M., ‘Robust design of LV/LP low-distortion CMOS rail-to-rail input stages’, Analog Integrated Circuits and Signal Processing, 1999 21, pp. 153-61
12. m rail-to-rail CMOS operational amplifier’, Analog Integrated Circuits and Signal Processing, 1998 16, pp. 5-15
13. deLangen, K. J., and Huijsing, J. H., ‘Compact low-voltage power-efficient operational amplifier cellsfor VLSI’, IEEE Journal of Solid State Circuits, 1998 33, pp. 1482-96
14. Gregorian, R., and Temes, G. C., Analog MOS integrated circuits for signal Processing (Wiley-Interscience, 1986) ISBN: 0 471 09797 7
15. Setty, S., and Toumazou, C., ‘N-folded cascode technique for high frequency operation of low voltage opamps’, IEE Electronics Letters, 1996 32, pp. 955-7
16. m capacitance compensationamplifier: analysis and design’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1999 2, pp. 606-9
17. Wu, J., and Chang, K., ‘MOS charge pumps for low-voltage operation’, IEEE Journal of Solid State Circuits, 1998 33, pp. 592-7
18. Duister, T. A. F., and Dijkmans, E. C., ‘A -90dB THD rail-to-rail input opamp using a new local charge pump in CMOS’, IEEE Journal of Solid State Circuits, 1998 33, pp. 947-55
19. St. Pierre, R., ‘Low-power BiCMOS opamp with integrated current mode charge pump’. Proceedings of the IEEE European Solid-State Circuits Conference, 1999 pp. 70-3
20. Shin, J., Chung, I., Park, Y, and Min, H., ‘A new charge pump without degradation in threshold voltage due to body effect’, IEEE Journal of Solid State Circuits, 2000 35, pp. 1227-30
21. Tsividis, Y: ‘Externally linear, time-invariant systems and their application to companding signal processors’, IEEE Transactions on Circuits and Systems-II, 1997 44, pp. 65-85
22. Frey, D., Tsividis, Y. P., Efthivoulidis, G., and Krishnapura, N., ‘Syllabic-companding log domain filters’, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 2001 48 (4), pp. 329-39
23. Mulder, J., Serdijn, W. A., van der Woerd, A. C., and van Roermund, A. H. M., ‘An instantaneous and syllabic companding translinear filter’, IEEE Transactions on Circuits and Systems-II, 1998 45, pp. 150-54
24. Tsividis, Y., ‘Minimizing power dissipation in analogue signal processors through syllabic companding’, IEE Electronics Letters, 1999 35, pp. 1805-7
25. Khoury, J. M., ‘On the design of constant settling time AGC circuits’, IEEE Transactions on Circuits and Systems-II, 1998 45, pp. 283-94
26. Toumazou, C., Ngarmnil, J., and Lande, T. S., ‘Micropower log-domain filter for electronic cochlea’, IEE Electronic Letters, 1994 30(22), pp. 1839-41
27. El-Masry, E. I., and Wu, J., ‘CMOS micropower universal log-domain biquad’, IEEE Transactions on Circuits and Systems I, 1999 46, pp. 389-92
28. Fragnière, E., and Vittoz, E., ‘A log-domain CMOS transcapacitor: design, analysis and applications’, Analog Integrated Circuits and Signal Processing, 2000 22, pp. 195-208
29. Fox, R. M., and Nagarajan, M., ‘Multiple operating points in a CMOS logdomain filter’, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1999 46(6), pp. 705-10
30. Degrauwe, M. G., Rijmenents, J., Vittoz, E. A., and De Man, H. J., ‘Adaptive biasing CMOS amplifiers’, IEEE Journal of Solid State Circuits, 1982 17, pp. 522-8
31. Klinke, R., Hosticka, B. J., and Pfleiderer, H. J., ‘A very-high-slew-rate CMOS operational amplifier’, IEEE Journal of Solid State Circuits, 1989 24, pp. 744-6
32. Vittoz, E., and Fellrath, J., ‘CMOS analog integrated circuits based on weak inversion operation’, IEEE Journal of Solid State Circuits, 1977 12, pp. 224-31
33. Horowitz, M., Indermaur, T., and Gonzalez, R., ‘Low-power digital design’. Proceedings of the IEEE Symposium on Low Power Electronics, 1994 pp. 8-11
34. Chandrakasan, A., Sheng, S., andBrodersen, R. W., ‘Low-power CMOS digital design’, IEEE Journal of Solid-State Circuits, 1992 27, pp. 473-84
35. Indermaur, T., and Horowitz, M., ‘Evaluation of charge recovery circuits and adiabatic switching for low power CMOS design’, Symposium on Low-Power Electronics, 1994 pp. 102-3
36. Hasler, P., and Lande, T. S., ‘Overview on floating-gate devices, circuits, and systems’, IEEE Transactions on Circuits and Systems II: Analog and Digital signal Processing, 2001 48
37. Kahng, D., and Sze, S. M., ‘A floating-gate and its application to memory devices’, Bell Syst. Tech. J., 1967 46(4), pp. 1288-95
38. Holler, M., Tam, S., Castro, H., and Benson, R., ‘An electrically trainable artificial neural network with 10240 ‘floating gate’ synapses’, Proceedings of the IEEE International Joint Conference on Neural Networks, Vol. 2, 1989, pp. 191-6
39. Lai, S., ‘Flash memories: where we were and where we are going’, Proceedings of the IEEE International Electron Devices Meeting, 1998, pp. 971-4
40. Sackinger, E., and Guggenbuhl, W., ‘An analog trimming circuit based on a floating-gate device’, IEEE Journal of Solid-State Circuits, 1988 23(6), pp. 1437-40
41. Yu, C. G., and Geiger R. L., ‘Very low voltage operational amplifiers using floating gate Mos transistor’. Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 2, May 3-6 1993, pp. 1152-55
42. Lenzlinger, M., and Snow, E. H., ‘Fowler-Nordheim tunneling into thermally grown SiO2’, Journal of Applied Physics, 1969 40(1), pp. 278-83
43. Thomsen, A., and Brooke, M. A., ‘A floating gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process’, IEEE Electronics Device Letters, 1991 12(3), pp. 111-13
44. Op’t Eynde, F., and Zorio, C., ‘An EEPROM in a standard CMOS technology’. Proceedings of the 23rd European Solid-State Circuits Conference, Southampton, UK, Sep.-Oct. 1997
45. Lanzoni, M., Briozzo, L., and Ricco, B., ‘A novel approach to controlled programming of tunnel-based floating-gate MOSFET’s’, IEEE Journal of Solid-State Circuits, 1994 29(2), pp. 147-50
46. Gao, W., and Snelgrove, W. M., ‘Floating gate charge-sharing: a novel circuit for analog trimming’. Proceedings of the IEEE International Symposium on Circuits and Systems, 1994, pp. 315-18
47. Thomsen, A., and Brooke, M. A., ‘Low control voltage programming of floating gate MOSFETs and applications’, IEEE Transactions on Circuits and Systems, I: Fundamental Theory and Applications, 1994 41(6), pp. 443-52
48. Lanzoni, M., Tondi, G., Galbiati, P., and Ricco, B., ‘Automatic and contin-uous offset compensation of MOS operational amplifiers using floating-gate transistors’, IEEE Journal of Solid-state Circuits, 1998 33, pp. 287-90
49. Jackson, S. A., Killens, J. C., and Blalock, B. J., ‘Aprogrammable currentmirror for analog trimming using single-poly floating-gate devices in standard CMOS technology’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 100-6
50. Shibata, T., and Ohmi, T., ‘A functional MOS transistor featuring gate-level weighted sum and threshold operations’, IEEE Transactions on Electron Devices, 1992 39(6), pp. 1444-55
51. Shibata, T., and Ohmi, T., ‘Neuron MOS binary-logic integrated circuits- Part I: design fundamentals and soft-hardware-logic circuit implementations’, IEEE Transactions on Electron Devices, 1993 40(3), pp. 570-6
52. Shibata, T., and Ohmi, T., ‘Neuron MOS binary-logic integrated circuits- Part II: simplifying techniques of circuit configuration and their practical applications’, IEEE Transactions on Electron Devices, 1993 40(5), pp. 974-9
53. Shibata, T., Kotani, K., and Ohmi, T., ‘Real-time reconfigurable logic circuits using Neuron MOS transistors’, ISSCC Tech. Dif., 1993, pp. 238-9
54. Hany, T., Teranishi, K., and Kameyama, M., ‘Multiple-valued logic-in-memory VLSI based on a floating-gate-MOS pass-transistor network’, Proceedings of the IEEE International Solid-State Circuits Conference, 1998, pp. 194-5
55. Kaeriyama, S., Hanyu, T., and Kameyama, M., ‘Arithmetic-oriented multiple- valued logic-in-memory VLSI based on current-mode logic’, Proceedings of the s30th IEEE International Symposium on Multiple-Valued Logic, 2000, pp. 438-43
56. Hanyu, T., ‘Challenge of a multiple-valued technology inrecent deep-submicron VLSI’. Proceedings of the 31st IEEE International Symposium on Multiple- Valued Logic, 2001, pp. 241-4
57. Hanyu, T., Kameyama, M., Shimabukuro, K., andZukeran, C., ‘Multiple-valued mask-programmable logic array using one-transistor universal-literal circuits’, Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic, 2001, pp. 167-72
58. Weber, W., Prange, S. J., Thewes, R., Wohlrab, E., and Luck, A., ‘On the application of the neuron MOS transistor principle for modern VLSI design’, IEEE Transactions on Electron Devices, 1996 43(10)
59. Fujita, O., and Amamiya, Y., ‘A floating-gate analog memory device for neural networks’, IEEE Transactions on Electron Devices, 1993 40(11), pp. 2029-35
60. Shima, T., and Rinnert, S., ‘Multiple-valued memory using floating gate devices’, IEICE Transaction on Electronics, 1993 E76-C(3), pp. 393-402
61. Kosaka, H., Shibata, T., Ishii, I., and Ohmi, T., ‘An excellent weight-updating-linearity EEPROM synapse memory cell for self-learning neuron-MOS neural networks’, IEEE Transactions on Electron Devices, 1995 42(1), pp. 135-43
62. Shibata, T., Kosaka, H., Ishii, H., and Ohmi, T., ‘Aneuron-MOS neural network using self-learning-compatible synapse circuits’, IEEE Journal of Solid-State Circuits, 1995 30(8), pp. 913-22
63. Card, H. C., and Moore, W. R., ‘EEPROM synapses exhibiting pseudo Hebbian plasticity’, IEE Electronic Letters, 1989 25, pp. 805-6
64. Lee, B. W., Sheu, B. J., and Yang, H., ‘Analog floating gate-synapses for general purpose VLSI neural computation’, IEEE Transactions on Circuits Systems, 1991 38, pp. 654-7
65. Durffee, C. A., and Shoucair, F. S., ‘Comparison of floating gate neural network memory cells in standard VLSI CMOS technology’, IEEE Transactions on Neural Networks, 1992 3(3), pp. 347-53
66. Hasler, P., Diorio, C., Minch, B. A., and Mead, C., ‘Single transistor learn-ing synapse with long term storage’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1995, pp. 1660-3
67. Diorio, C., Hasler, P., Minch, B. A., and Mead, C., ‘A single-transistor silicon synapse’, IEEE Transactions on Electron Devices, 1996 43(11), pp. 1972-80
68. Hasler, P., Minch, B. A., Diorio, C., and Mead, C., ‘An autozeroing amplifier using pFET hot-electron injection’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1996 3, pp. 325-9
69. Diorio, C., Hasler, P., Minch, B. A., and Mead, C., ‘A complementary pair of four-terminal silicon synapses’, Analog Integrated Circuits and Signal Processing, 1997 13, pp. 153-66
70. Diorio, C., Hasler, P., Minch, B. A., and Mead, C. A., ‘Floating-gate MOS learning array with locally computed weight updates’, IEEE Transactions on Electronics Devices, 1997 44, pp. 2281-9
71. Hasler, P., Minch, B. A., and Diorio, C., ‘An autozeroing floating-gate bandpass filter’. Proceedings of the IEEE International Symposium on Circuits and Systems, 1998
72. Hasler, P., Diorio, C., and Minch, B. A., ‘Continuous-time feedback in floatinggate MOS circuits’. Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 3, Monterey, CA, 1998
73. Apsel, A., Stanford, T., and Hasler, P., ‘An adaptive front end for olfaction’. Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 3, Monterey, CA, 1998
74. Hasler, P., and Dugger, J., ‘Correlation learning rule in floating-gate pFET synapses’. Proceedings of the IEEE International Symposium on Circuits and Systems, 1999, pp. 387-90
75. Hasler, P., Minch, B. A., and Diorio, C., ‘Adaptive circuits using pFET floatinggate devices’. Proceedings of the Advanced Research VLSI Conference, 1999, pp. 215-31
76. Hasler, P., Kucic, M., and Minch, B. A., ‘A transistor-only circuit model of the autozeroing floating-gate amplifier’. Proceedings of the IEEE Midwest Conference on Circuits and Systems, 1999, pp. 157-60
77. Hasler, P., ‘Continuous-time feedback in floating-gate MOS circuits’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 56-64
78. Hasler, P., Minch, B. A., and Diorio, C., ‘An autozeroing floating-gate amplifier’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 74-82
79. Cohen, M., and Cauwenberghs, G., ‘Floating-gate adaptation for focal-plane online nonuniformity correction’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 83-9
80. Kucic, M., Low, A., Hasler, P., and Neff, J., ‘A programmable continuous-time floating-gate Fourier processor’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 90-99
81. Hasler, P., Stanford, T., and Minch, B., ‘A second-order section built from autozeroing floating-gate amplifiers’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 116-20
82. Yang, K., and Andreou, A. G., ‘A multiple input differential amplifier based on charge sharing on a floating-gate MOSFET’, AnalogIntegrated Circuits and Signal Processing, 1994 6, pp. 197-208
83. Glasser, L. A., ‘AUV write-enabled PROM’, ChapelHill Conference on VLSI, Computer Science Press, (Rockville, MD, 1985) pp. 61-5
84. Kerns, D. A., Tanner, J., Sivilotti, M., and Luo, J., ‘CMOS UV-writable non-volatile analog storage’, Sequin, C. H. (ed.) Advanced Research in VLSI, MIT Press (Cambridge, MA, 1991) pp. 245-61
85. Benson, R. G., and Kerns, D. A., ‘UV-activated conductances allow for multiple time scale learning’, IEEE Transactions on Neural Networks, 1993 4(3), pp.434-40
86. Yang, K., and Andreou, A. G., ‘Subthreshold analysis of floating-gate MOSFET’s’. Proceedings of the 10th Biennial University Government Industry Microelectronics Symposium, 1993, pp. 141-4
87. Hasler, P., Minch, B., and Diorio, C., ‘Floating-gate devices: they are notjustfor digital memories anymore’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1999 2, pp. 388-91
88. Minch, B. A., Diorio, C., Hasler, P., and Mead, C. A., ‘Translinear circuits using subthreshold floating-gate MOS transistors’, Analog Integrated Circuits and Signal Processing, 1996 9(2), pp. 167-79
89. Minch, B. A., ‘Analysis, Synthesis, and Implementation of Networks of Multiple-Input Translinear Elements’, Ph.D. Thesis, Caltech, Pasadena, CA, 1997
90. Harrison, R., Hasler, P., and Minch, B., ‘Floating-gate CMOS analog memory cell array’. Proceedings of the IEEE International Symposium on Circuits and Systems, 1998, pp. 204-7
91. Harrison, R., Bragg, J. A., Hasler, P., Minch, B. A., and Deweerth, S. P., ‘A CMOS programmable analog memory-cell array using floating-gate cir-cuits’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 4-11
92. Hasler, P., ‘Foundations of learning in analog VLSI’, Ph.D. Dissertation, California Institute of Technology, Pasadena, CA, 1997
93. Hasler, P, Andreou, A. G., Diorio, C., Minch, B. A., and Mead, C. A., ‘Impact ionization and hot-electron injection derived consistently from Boltzmann transport’, VLSI Design, 1998 8(1-4), pp. 455-61
94. Ramlrez-Angulo, J., Choi, S. C., and Gonzalez-Altamirano, G., ‘Low-voltage OTA architectures using multiple input floating gate transistors’, IEEE Transactions on Circuits and Systems, 1995 42(12), pp. 971-4
95. Ramlrez-Angulo, J., Choi, S. C., and Gonzalez Altamirano, G., ‘Ultracompact lo-voltage analog CMOS multiplier using multiple-input floating gate transistors’, Proceedings of the European Solid-State Circuits Conference, 1996, pp. 99-103
96. Ramlrez-Angulo, J., ‘A +— 0.75 V BiCMOS quadrant analog multiplier with rail-rail input signal swing’, Proceedings of the IEEE International Symposium on Circuits and Systems, Atlanta, Georgia, 1996, pp. 242-5
97. Reza Mehrvarz, H., and Yee Kwok, C., ‘A novel multi-input floating-gate MOS four-quadrant analog multiplier’, IEEE Journal of Solid-State Circuits, 1996 31(8), pp. 1123-31
98. Chen, J-J., Liu, S-I., and Hwuang, Y-S., ‘Low-voltage single supply four-quadrant multiplier using floating-gate MOSFETs’, Proceedings of the IEEE International Symposium on Circuits and Systems, June 1997, pp. 237-48
99. Wong, L. S., Kwok, C. Y., and Rigby, G. A., ‘1-V CMOS D/A converter with a multi-input floating-gate MOSFET’, IEEE Journal of Solid-State Circuits, 1999 34(10), pp. 1386-90
100. Inoue, T., Nakane, H., Fukuju, Y., and Sanchez-Sinencio, E., ‘A low-voltage fully-differential current-mode analog CMOS integrator using floating-gate MOSFETS’, IEEE International Symposium on Circuits and Systems, Vol. 4, Geneva, June 2000, pp. 145-8
101. Ramlrez-Angulo, J., and Lopez, A. J., ‘MITE circuits: the continuous-time counterpart to switched-capacitor circuits’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 45-55
102. Munoz, F., Torralba, A., Carvajal, R. G., Tombs, J., and Ramlrez-Angulo, J., ‘Floating-gate-based tunable CMOS low-voltage linear transconductor and its application to HF GM-C filter design’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 106-10
103. Ramlrez-Angulo, J., Carvajal, R. G., Tombs, J., and Torralba, A., ‘Low-voltage CMOS op-amp with rail-to-rail input and output signal swing for continuous-time signal processing using multiple-input floating-gate transistors’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 111-16
104. Ramlrez-Angulo, J., Quintana, V, and Choi, S. C., ‘Analog VLSI fuzzy processor architectures based on multiple-input floating gate transistors’, Proceedings of the World Automation Congress, 1996, pp. 539-44
105. Ramlrez-Angulo, J., Quintana, V, Choi, S. C., Zrilic, D., and de Luca, A., ‘Charge mode defuzzifiers using multiple input floating-gate transistors’, Proceedings of the International Journal of Intelligent Automation and Soft Control, Specialissue on Autonomous Control Engineering, 1997 3(1), pp. 5-12
106. Yu, N. M., Shibata, T., and Ohmi, T., ‘A real-time center-of mass tracker circuit implemented by neuron MOS technology’, IEEE Transactions on Cir-cuits and Systems II: Analog and Digital Signal Processing, 1998 45(4), pp. 495-503
107. Berg, Y., and Lande, T. S., ‘Programmable floating-gate MOS logic for low-power operation’, Proceedings of the IEEE International Symposium on Circuits and Systems, Hong-Kong, 1997, pp. 1792-5
108. Lande, T. S., and Berg, Y., ‘Ultra low-voltage transconductance amplifier’, Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS), 1997 1, pp. 333-6
109. Berg, Y, and Lande, T. S., ‘Ultra low-voltage current mirrors and pseudo differential pairs’, Proceedings of the Eleventh Annual IEEE International ASIC Conference, 1998, pp. 109-14
110. Berg, Y., and Lande, T. S., ‘Area efficient circuit tuning with floating-gate techniques’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1999, pp. 396-9
111. Berg, Y, and Lande, T. S., ‘Tunable current mirrors for ultra low voltage’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1999, pp. 17-20
112. Berg, Y, Wisland, D. T., and Lande, T. S., ‘Ultra low-voltage/low-power digital floating-gate circuits’, IEEE Transactions on Circuits System, 1999 46(7), pp. 930-6
113. Berg, Y., and Lande, T. S., ‘Area efficient circuit tuning with floating-gate techniques’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1999 2, pp. 396-9
114. Berg, Y., and Lande, T. S., ‘Ultra low voltage current multiplier/divider’, Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS), 1999, pp. 1369-72
115. Berg, Y, Lande, T. S., and Naess, O., ‘Programming floating-gate circuits with UV-activated conductances’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 12-19
116. Berg, Y, Lande, T. S., Naess, O., and Gundersen, H., ‘Ultra-low-voltage floating-gate transconductance amplifiers’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001 48, pp. 37-44
117. Tsividis, Y., Operation and modeling of the MOS transistor (McGraw and Hill, 1987)
118. Foty, D., MOSFET modelling with SPICE: principles and practice (Prentice Hall, 1997)
119. Allen, P E., and Holberg, D. R., CMOS analog circuit design (Oxford University Press, 2002)
120. Allen, P E., and Holberg, D. R.Star-Hspice Manual, Release 2002.4, Avant! software V2002.4 Copyright
121. Ramlrez-Angulo, J., Gonzalez-Altamirano, G., and Choi, S. C., ‘Modeling multiple-input floating-gate transistors for analog signal processing’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1997, pp. 2020-3
122. Yin, L., Embabi, S. H. K., and Sanchez-Sinencio, E., ‘Afloating-gateMOSFET D/A converter’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1997, pp. 409-12
123. Tombs, J., Ramirez-Angulo, J., Carvajal, R. G., and Torralba, A., ‘Integration of multiple-input floating-gate transistors into a top-down CAD design flow’, Conference on Design of Circuits and Integrated Systems (DCIS), Palma de Mallorca, 1999, pp. 767-71
124. Rodriguez, E., Huertas, G., Avedillo, M. J., Quintana, J. M., and Rueda, A., ‘Practical digital circuit implementations using vMOS threshold gates’, IEEE Transactions on Circuits and Systems II, 2001 48, pp. 102-6
125. Cadence Software
126. Kahng, D., and Sze, S. M., ‘A floating-gate and its application to memory devices’, The Bell System Technical Journal, 1967 46(4), pp. 1288-95
127. Kotani, K., Shibata, T., Imai, M., and Ohmi, T., ‘Clock-controlled neuron-MOS logic gates’, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1998 45, pp. 518-22
128. Lee, C., Hou, T-H., and Kan, E. C.-C., ‘Nonvolatile memory with a metal nanocrystal/nitride heterogeneous floating-gate’, IEEE Transactions on Electron Devices, 2005 52(12), pp. 2697-702
129. Bandyopadhyay, A., Serrano, G. J., andHasler, P., ‘Programming analog compu-tational memory elements to 0.2% accuracy over 3.5 decades using a predictive method’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2005 3, pp. 2148-51
130. Rodriguez-Villegas, E., and Barnes, H., ‘Solution to the trapped charge in FGMOS transistors’, IEE Electronic Letters, 2003 39(19), pp. 1416-17
131. Urquidi, C., Ramirez-Angulo, J., Gonzalez-Carvajal, R., and Torralba, A., ‘A new family of low-voltage circuits based on quasi-floating gate transistors’, Proceedings of the IEEE Midwest Symposium on Circuits and Systems. MWSCAS-2002, 2002 1, pp. 93-6
132. Naess, O., Olsen, E. A., Berg, Y., and Lande T.S., ‘A low voltage second order biquad using pseudo floating gate transistors’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2003, pp. 125-8
133. Ramirez-Angulo, J., Lopez-Martin, A. J., Gonzales Carvajal, R., and Munoz Chavero, F., ‘Very low-voltage analog signal processing based on quasifloating gate transistors’, IEEE Journal of Solid-State Circuits, 2004 39(3), pp.434-42
134. Jespers, P. G. A., Integrated converters - D to A and A to D Architectures, Analysis and Simulation (Oxford University Press Inc., New York, 2001)
135. Toumazou, C., Lidgey, F. J., and Haigh, D. G. (eds.): Analogue IC design: The current mode approach (IEE Circuits and Systems Series 2, 1989) ISBN: 0 86341 2157
136. Goncalves, R.T., Fiho, S.N., Schneider, M.C., and Galup-Montoro, C., ‘Pro-grammable switched current filters using MOSFET-only current dividers’, Proceedings of the IEEE Midwest Symposium on Circuits and Systems, 1995 2, pp. 1046-9
137. Cheung, Y.L., and Buchwald, A., ‘A sampled-data switched-current analog 16-tap FIR filter with digitally programmable coefficients in 0.8 m CMOS’, Proceedings of the IEEE International Solid-State Circuits Conference, 1997 429 pp. 54-5
138. Rueda, A., Yufera, A., and Huertas, J., ‘Switched-currentwave analogue filters’, Chapter 11 in Toumazou, C., Hughes, J. B. C., and Battersby, N. C. (eds.), Switched-currents: an analogue technique for digital technology
139. De Lima, J. A., and Cordeiro, A. S., ‘A low-voltage low-power analog memory cell withbuilt-in4-quadrantmultiplication’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003 50(4), pp. 191-5
140. de la Vega, A. S., de Queiroz, A. C. M., and Diniz, P. S. R., ‘Adaptive filter implementation using switched-current technique’, Proceedings of the IEEE International Symposium on Circuits and Systems Vol. 1, May 2001, pp. 17-20
141. Mazurek, A., and Wawryn, K., ‘Programable current mode circuits’, The 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2001), 2001 2, pp. 553-6
142. Rodriguez-Vasquez, A., and Espejo, S., ‘Switched-current cellular neural networks for image processing’, Chapter 17 in Switched-currents an analogue technique for digital technology, Toumazou, C., Hughes, J. B. C., and Battersby, N. C. (eds.)
143. Steyaert, M., Crols, J., and Gogaert, S., ‘Low-voltage analog CMOS filter design’ in Low-voltage/low-power integrated circuits and systems, Sanchez-Sinencio, E., and Andreou, A. G. (eds.) (IEEE Press Series on Microelectronic Systems, New York, 1999)
144. Sanchez-Sinencio, E., ‘Continuous-time low-voltage current-mode filters’ in Low-voltage/low-power integrated circuits and systems, Sanchez-Sinencio, E., and Andreou, A. G. (eds.) (IEEE Press Series on Microelectronic Systems, New York, 1999)
145. Schaumann, R., Ghausi, M. S., and Laker, K. R., Design of analog filters: passive, activeRCandswitchedcapacitor (EnglewoodCliffs, NJ, Prentice-Hall, 1990)
146. Castello, R., Montecchi, F., Rezzi, F., and Baschirotto, A., ‘Low-voltage analog filters’, IEEE Transactions on Circuits and Systems-I, 1995 42(11), pp. 827-40
147. Tsividis, Y. P., and Voorman, J. O. (eds.): Integrated continuous-time filters: principles, design and applications (IEEE Press, New York, 1993)
148. Banu, M., and Tsividis, Y: ‘Fully integrated active RC filters in MOS technology’, IEEE Journal Solid-State Circuits, 1983 18, pp. 644-51
149. Tsividis, Y, Banu, M., and Khoury, J., ‘Continuous-time MOSFET-C filters in VLSI’, IEEE Journal of Solid-State Circuits, 1986 21(1), pp. 15-30
150. Park, C. S., and Schaumann, R., ‘Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter’, IEEE Journal of Solid-State Circuits, 1988 23, pp. 987-96
151. Snelgrove, W. M., and Shoval, A., ‘A balanced 0.9 CMOS transconductance-C filter tunable over the VHF range’, IEEE Journal of Solid-State Circuits, 1992 27(3), pp. 314-23
152. Nauta, B., ‘A CMOS transconductance-C filter technique for very high frequencies’, IEEE Journal of Solid-State Circuits, 1992 27(2), pp. 142-53
153. Alini, R., Baschirotto, A., and Castello, R., ‘Tunable BiCMOS continuous-time filter for high-frequency applications’, IEEE Journal of Solid-State Circuits, 1992 27, pp. 1905-15
154. Stefanelli, B., and Kaiser, A., ‘A 2 m CMOS fifth-order low-pass continuous-time filter for video-frequency applications’, IEEE Journal of Solid-State Circuits, 1993 28(7), pp. 713-18
155. Rezzi, F., Bietti, I., Cazzaniga, M., and Castello, R., ‘A 70 mW seventh-order filter with 7-50 MHz cutoff frequency and programmable boost and group delay equalization’, IEEE Journal of Solid-State Circuits, 1997 32(12), pp.1987-99
156. Ganti, R., Carley, L. R., and Myers, B. A., ‘A low distortion high frequency transconductor structure’. Proceedings of the IEEE International Symposium on Circuits and Systems, II, 1999 pp. 216-19
157. Pavan, S., Tsividis, Y. P., and Nagaraj, K., ‘Widely programmable high-frequency continuous-time filters in digital CMOS technology’, IEEE Journal of Solid-State Circuits, 2000 35(4), pp. 503-11
158. Giustolisi, G., De, G., and Pennisi, S., ‘High-linear class AB transconductor for high-frequency applications’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2000, pp. 169-72
159. Voorman, H., and Veenstra, H., ‘Tunable high-frequency Gm-C filters’, IEEE Journal of Solid-State Circuits, 2000 35(8), pp. 1097-108
160. Silva-Martlnez, J., Steyaert, M., and Sansen, W., High-performance CMOS continuous-time filters(Kluwer Academic Publishers, 1993)
161. Nedungadi, A., and Viswanathan, T. R., ‘Design of linear CMOS transcon-ductance elements’, IEEE Transactions on Circuits and Systems, 1984 31, pp. 891-4
162. Pennock, J. L., ‘CMOS triode transconductor for continuous-time active integrated filters’, IEE Electronic Letters, 1985 21, pp. 817-18
163. Seevinck, E., and Wasenaar, R. F., ‘A versatile CMOS linear transconductor square-law function circuit’, IEEE Journal of Solid-State Circuits, 1987 22, pp.366-77
164. Szczepanski, S., Schaumann, R., and Wu, P., ‘Linear transconductors based on cross-coupled CMOS pair’, IEE Electronic Letters, 1991 27, pp. 783-5
165. Tanimoto, H., Koyama, M., and Yoshida, Y., ‘Realization of a 1V active filter using linearization technique employing plurality of emitter-couple pairs’, IEEE Journal of Solid State Circuits, 1991 26, pp. 937-45
166. Silva-Martinez, J., Steyaert, M., and Sansen, W., ‘A large-signal very low-distortion transconductor for high-frequency continuous-time filters’, IEEE Journal of Solid-State Circuits, 1991 SC-26, pp. 946-55
167. Koyama, M., Arai, T., Tanimoto, H., and Yoshida, Y: ‘A 2.5 V active low-pass filter using all n-p-n Gilbert cells with a 1-Vpp linear input range’, IEEE Journal of Solid State Circuits, 1993 28, pp. 1246-53
168. Yang, F., and Enz, C. C., ‘A low distortion BiCMOS seventh-order Bessel filter operating at 2.5 V supply’, IEEE Journal Solid-State Circuits, 1996 31, pp. 321-30
169. Punzenberger, M., and Enz, C., ‘A new 1.2 V BiCMOS log-domain integrator for companding current mode filters’. Proceedings of the IEEE International Symposium on Circuits Systems, Vol. 1, Atlanta, GA, 1996, pp. 125-8
170. Punzenberger, M., and Enz, C. C., ‘A compact low-power BiCMOS log-domain filter’, IEEE Journal of Solid-State Circuits, 1998 33(7), pp. 1123-9
171. Szczepanski, S., Jakusz, J., and Schaumann, R., ‘A linear fully balanced CMOS OTA for VHF filtering applications’, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, 1997 44(3), pp. 174-87
172. Rodriguez, E. O., Yufera, A., and Rueda, A., ‘A low-voltage floating-gate MOS transconductor’, Proceedings of XIVDesign of Integrated Circuits and Systems Conference, Palma de Mallorca, Spain, 1999, pp. 539-44
173. Lee, T-S., and Liu, C-C., ‘Design techniques for low-voltage VHF BiCMOS transconductance-C filter with automatic tuning’, Proceedings of International Symposium on Circuits and Systems, II, 2000, pp. 601-4
174. Rodriguez-Villegas, E. O., Rueda, A., and Yufera, A., ‘A 1.5 V second-order FGMOS filter’, Proceedings of XV Design of Integrated Circuits and Systems Conf. (DCIS’00), 2000, pp. 358-62
175. m-C floating-gate MOS integrator’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2000, pp. 153-6
176. Rodriguez, E. O., Yufera, A., and Rueda, A., ‘A low-voltage sqr-root floatinggate Mos integrator’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2000, pp. 184-7
177. Rodriguez-Villegas, E. O., Rueda, A., and Yufera A., ‘A 1.5 V second-order FGMOS filter’, Proceedings of the IEEE European Solid-State Circuits Conference, 2000, pp. 68-71
178. Rodriguez-Villegas, E., Yufera, A., and Rueda, A., ‘A low-voltage floating-gate MOS biquad’, VLSI Design, 2001 12(3), pp. 407-14
179. Adams, R. W., ‘Filtering in the log domain’, Proceedings of 63rd Convention A. E. S., May 1979, pp. 1470-6
180. Seevinck, E., ‘Companding current-mode integrator: a new circuit principle for continuous-time monolithic filters’, IEE Electronic Letters, 1990 26(24), pp.2046-7
181. Tsividis, Y., Gopinathan, V., and Toth, L., ‘Companding in signal processing’, IEE Electronic Letters, 1990 26, pp. 1331-2
182. Frey, D. R., ‘Log-domain filtering: an approach to current-mode filtering’, IEE Proceedings-G, 1993 140(6), pp. 406-16
183. Frey, D. R., ‘A general class of current mode filters’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1993 2, pp. 1435-8
184. Frey, D. R., ‘Exponential state filters: a generic current mode design strategy’, IEEE Transactions on Circuits Systems I, 1996 43, pp. 34-42
185. Mulder, J., van der Woerd, A. C., Serdijn, W. A., and Roermund, A. M., ‘Currentmode companding /x domain integrator’, IEE Electronic Letters, 1996 32(3), pp. 198-9
186. Frey, D., ‘Future implications of the log domain paradigm’, IEE Proceedings on Circuits Devices System, 2000, 147(1) pp. 65-72
187. Eskiyerli, M., and Payne, A. J., ‘Square root domain filter design and performance’, Analog Integrated Circuits and Signal Processing 2000 22, pp. 231-43
188. Lopez-Martin, A. J., and Carlosena, A., ‘A 1.5 V CMOS square-root domain filter’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2001, pp. 1465-8
189. Frey, D. R., ‘Log domain filtering for RF applications’, IEEE Journal of Solid State Circuits, 1996 31(10), pp. 1468-75
190. El-Gamal, M., Leung, V., and Roberts, G. W., ‘Balanced log-domain filters for VHF applications’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1997, pp. 493-6
191. El-Gamal M. N., and Roberts, G. W., ‘Very high-frequency log-domain bandpass filters’, IEEE Transactions on Circuits and System II, 1998 45, pp. 1188-98
192. Payne, A., Khumsat, P., and Thanachayanont, A., ‘Design and implementation of high frequency log-domain filters’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1999, pp. 972-5
193. El-Gamal, M. N., Baki, R. A., and Bar-Dor, A., ‘30-100 MHz NPN-only variable-gain class AB instantaneous companding filters for 1.2 V applications’, IEEE Journal of Solid-State Circuits, 2000 35, pp. 1853-64
194. Serra-Graells, F., ‘VLSI CMOS low-voltage log companding filters’, Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 1, 2000, pp. 172-5
195. Masmoudi, D., Serdijn, W. A., Mulder, J., van der Woerd, A. C., Tomas, J., and Dom, J. P., ‘A new current-mode synthesis method for dynamic translinear filters and its applications in hearing instruments’, Journal of Analog IC and Signal Processing, 2000 22, pp. 221-9
196. Fried, R., Python, D., and Enz, C. C., ‘Compact log-domain current mode integrator with high transconductance to bias current ratio’, IEE Electronic Letters, 1996 32(11), pp. 952-3
197. Python, D., Punzenberger, M., and Enz, C., ‘A 1 V CMOS log-domain integrator’, Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. II, 1999, pp. 685-8
198. Python, D., and Enz, C., ‘A micropower class AB CMOS log-domain filter for DECT applications’, Proceedings of the IEEE European Solid-State Circuits Conference, 2000, pp. 64-7
199. El-Masry, E. I., and Wu, J., ‘Low voltage micropower log-domain filters’, Journal of Analog IC and Signal Processing, 2000 22, pp. 209-20
200. Serra-Graells, F., ‘All-MOS subthreshold log filters’, Proceedings of the International Symposium on Circuits and Systems, Vol. II, 2001, pp. 137-40
201. Perry, D., and Roberts, G. W., ‘The design of log-domain filters based on the operational simulation of LC ladders’, IEEE Transaction on Circuit and System II: Analog and Digital Signal Processing, 1996 43, pp. 763-74
202. Drakakis, E. M., Payne, A. J., and Toumazou, C., ‘Bernoulli operator: a low level approach to log-domain signal processing’, IEE Electronic Letters, 1997 33(12), pp. 1008-9
203. Fox, R., Nagarajan, M., and Harris, J., ‘Practical design of single-ended logdomain filter circuits’, Proceedings of the IEEE International Symposium on Circuits and Systems, 1997 1, pp. 341-4
204. Himmelbauer, W., and Andreou, A. G., ‘Log-domain circuits in subthreshold MOS’, Proceedings of the IEEE Midwestern Symposium on Circuits and Systems, 1997 1, pp. 26-30
205. Lopez, A., and Carlosena, A., ‘The exponential CCII-, a building block for log-domain circuits’, Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998 2, pp. 389-92
206. Baswa, S., Bikumandla, M., Ramirez-Angulo, J., Lopez-Martin, A.J., Carvajal, R. G., and Ducoudray-Acevedo, G., ‘Low-voltage low-power super class-AB CMOS op-amp with rail-to-rail input/output swing’, Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004 1, pp. 83-6
207. Rodriguez-Villegas, E., Yufera, A., and Rueda, A., ‘A 1-V micropower logdomain integrator based on FGMOS transistors operating in weak inversion’, IEEE Journal of Solid-State Circuits, 2004 39(1), pp. 256-9
208. Rodriguez-Villegas, E., Yufera, A., and Rueda, A., ‘A 1.25-V micropower Gm-C filter based on FGMOS transistors operating in weak inversion’, IEEE Journal ofSolid-State Circuits, 2004 39(1), pp. 100-11
209. Chawla, R., Haw-Jing Lo, Basu, A., Hasler, P., and Minch, B. A., ‘A fully programmable log-domain bandpass filter using multiple-input translinear elements’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2004 1, pp. 1-33 -1-36
210. Rodriguez-Villegas, E., ‘A 0.8 V, 360 nW Gm-C biquad based on FGMOS transistors’, Proceedings of the IEEE International Symposium on Circuits and Systems ISCAS 2005, May 2005, pp. 2156-9
211. Steyaert, M., and Sansen, W., ‘Power-supply rejection ratio in operational transconductance amplifiers’, IEEE Transaction on Circuits and Systems, 1990 37, pp. 1077-84
212. Johns, D. A., and Martin, K., Analog integrated circuit design (Wiley, New York, 1997)
213. Vittoz, E., ‘Micropower techniques’ in Design ofVLSI circuits for telecommu-nication and signalprocessing, Franca, J., and Tsividis, Y. (eds.) (Prentice-Hall, Englewood Cliffs, NJ, 1993)
214. Austria Mikro Systeme International, ‘0.8 m CMOS process parameters’, 9933006, rev_a, Nov. 1996
215. Rodriguez-Villegas, E. O., Rueda, A., and Yufera, A., ‘A 10.7 MHz FGMOS low power sixth order bandpass filter’, Proceedings of Design Circuits and Integrated Systems Conference (DCIS), 2001, pp. 68-71
216. Silva-Martinez, J., Steyaert, M. S. J., and Sansen, W., ‘Design techniques for high-performance full-CMOs OTA-RC continuous-time filter’, IEEE Journal of Solid-State Circuits, 1992 26, pp. 993-1001
217. Austria Mikro Systeme International, ‘0.35 μm CMOS process parameters’, 9933016, rev_2.0, Nov. 1998
218. Gilbert, B., ‘Translinear circuits: a proposed classification’, Electronic Letters, 11(1), pp. 14-16. See also errata, Vol.11, no.6, pp. 136, 1975
219. Serrano-Gotarredona, T., Linares-Barranco, B., and Andreou, A. G., ‘General translinear principle for subthreshold MOS transistors’, IEEE Transactions on Circuits and Systems I, 1999 46(5), pp. 607-16
220. Shepherd, L., and Townazou, C., ‘Towards direct biochemical analysis with weak inversion ISFET’, IEEE International Workshop on Biomedical Circuits and Systems, 2004, pp. S1/5-S5-8
221. Yin, Q., Eisenstadt, W. R., and Fox, R. M., ‘A translinear-based RF RMS detector for embedded test’, Proceedings of the 2004 International Symposium on Circuits and Systems, 2004. ISCAS’04, Vol. 1, pp. 245-8
222. Abuelma’atti, M. T., ‘A translinear circuit for sinusoidal frequency division’, IEEE Transactions on Instrumentation and Measurement, 2005 54(1), pp. 10-14
223. Psychalinos, C., Fragoulis, N., and Haritantis, I., ‘Log-domain wave filters’, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2004 51(6), pp. 299-306
224. Baki, R. A., and El-Gamal, M. N., ‘A low-power 5-70-MHz seventh-order logdomain filter with programmable boost, group delay, and gain for hard disk drive applications’, IEEE Journal of Solid-State Circuits, 2003 38(2), pp. 205-15
225. Gerosa, A., Maniero, A., and Neviani, A., ‘A fully integrated dual-channel log-domain programmable preamplifier and filter for an implantable cardiac pacemaker’, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2004 51(10), pp. 1916-25
226. Serra-Graells, F., ‘VLSI CMOS subthreshold log companding analog cir-cuit techniques for low-voltage applications’, Ph.D. dissertation, Universidad Autonoma Barcelona, 2001
227. Cilingiroglu, U., ‘A purely capacitive synaptic matrix for fixed-weight neural networks’, IEEE Transactions on Circuits and Systems, 1991 38, pp. 210-17
228. Lerch, J. B., ‘Threshold gate circuits employing field-effect transistors’, US03715603, Feb. 6, 1973
229. Johnson, M. G., ‘A symmetric CMOS NOR gate for high speed applications’, IEEE Journal of Solid State Circuits, 1998 23, pp. 1233-6
230. Schultz, K. J., Francis, R. J., and Smith, K. C., ‘GangedCMOS: trading standby power for speed’, IEEE Journal of Solid-State Circuits, 1990 25(3), pp. 870-3
231. Goodwin-Johansson, S., ‘Circuit to perform variable threshold logic’, 1990, US048906059
232. Varshavsky, V., ‘Beta-driven threshold elements’, Proceedings of Great Lakes Symposium on VLSI, 1998, pp. 52-8
233. Prange, S., Thewes, R., Wohlrab, E., and Weber, W., Circuit arrangement for realizing logic elements that can be represented by threshold value equations’, 1999, US 05991789
234. Lee, C. L., and Jen, C-W., ‘CMOS threshold gate and networks for order statistic filtering’, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 1994 41(6), pp. 453-6
235. Quintana, J. M., Avedillo, M. J., Rueda, A., and Baena, C., ‘Practical low-cost CMOS realization of complex logic functions’, Proceedings of the European Conference on Circuit Theory and Design (ECCTD), 1995, pp. 51-4
236. Goser, K. F., Pacha, C., Kanstein, A., and Rossmann, M. L., ‘Aspects of systems and circuits for nanoelectronics’, Proceedings of the IEEE, 1997 85(4), pp. 558-73
237. Avedillo, M. J., Quintana, J. M., and Rueda, A., ‘Threshold logic’, Wiley ency-clopedia of electrical and electronics engineering, Webster, J. G., (ed.), 1999 22, pp. 178-90
238. Rodriguez-Villegas, E., Quintana, J. M., Avedillo, M. J., and Rueda, A., ‘Threshold logic based adders using floating-gate circuits’ in Advances in physics, electronics and signal processing applications (World Scientific and Engineering Society Press, 2000)
239. Quintana, J. M., Avedillo, M. J., Jiménez, R., Rodriguez Villegas, E., and Rueda, A: ‘Improved compressor designs bases on threshold logic’, Proceedings of the Seminario Anual de Automâtica, Electrönica Industrial e Instrumentaciön (SAEEI), 2001, pp. 1-5 (index)
240. Quintana, J. M., Avedillo, M. J., Rodriguez-Villegas, E., and Rueda, A., ‘vMOS-based compressor designs’, Proceedings of the 12th International Conference on Microelectronics (ICM), 2000, pp. 33-6
241. Rodriguez-Villegas, E., Quintana, J. M., Avedillo, M. J., and Rueda, A., ‘Sorting networks implemented as uMOS circuits’, IEEElectronic Letters, 1998 34(23), pp.2237-8
242. Rodriguez-Villegas, E., Avedillo, M. J., Quintana, J. M., Huertas, G., and Rueda, A., ‘uMOS based sorters for arithmetic applications’, VLSI Design Journal, 2000 11(2), Number j99309
243. Quintana, J. M., Avedillo, M. J., Rodriguez-Villegas, E., Rueda, A., and Huertas, J. L., ‘Efficient uMOS realization of threshold voters for self-purging redundancy’, Proceedings of the XIII Symposium on Integrated Circuits and Systems Design, 2000, pp. 321-6
244. Rodriguez-Villegas, E., Avedillo, M. J., Quintana, J. M., Huertas, G., and Rueda, A., ‘uMOS-based sorters for multiplier implementations’, Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’99), Orlando, 1999
245. Zhuang, N., and Wu, H., ‘Anew designof the CMOS full adder’, IEEE Journal of Solid-State Circuits, 1992 27(5), pp. 840-4
246. Abu-Khater, I. S., Bellaouar, A., and Elmasry, M. I., ‘Circuit techniques for CMOS low-power high-performance multipliers’, IEEE Journal of Solid-State Circuits, 1996 31(10), pp. 1535-46
247. Gustafsson, O., Dempster, A.G., and Wanhammar, L., ‘Multiplier blocks using carry-save adders’, Proceedings of the IEEE International Symposium on Circuits and Systems, 2004 2, pp. 473-6
248. Quintana, J. M., Avedillo, M. J., Jimenez, R., and Rodriguez-Villegas, E., ‘Low-power logic styles for full-adder circuits’. Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2001 3, pp. 1417-20
249. Hwang, K., Computer Arithmetic, Principles, Architecture and Design (John Wiley & Sons, 1979) ISBN:0471052000
250. Song, P J., and De Micheli, G., ‘Circuit and architecture trade-offs for high-speed multiplication’, IEEE Journal of Solid-State Circuits, 1991 26(9), pp. 1184-98
251. Zimmermann, R., and Fichtner, W., Low-power logic styles: CMOS versus passtransistor logic’, IEEE Journal of Solid-State Circuits, 1997 32(7), pp. 1079-90
252. Lamagna, E. A., ‘The complexity of monotone networks for certain bilin-ear forms, routing problems, sorting, and merging’, IEEE Transaction on Computing, 1979 C-28, pp. 773-82
253. Batcher, K. E., and Ohmi, T., ‘Sorting networks and their applications’. Proceedings of the AFIPS Spring Joint Computer Conference, 1968 32, pp. 307-14
254. Leblebici, Y, Özdemir, H., Kepkep, A., and Qilingiroglu, U., ‘A compact (8x8)-bit serial/parallel multiplier based on capacitive threshold logic’, Proceedings of the European Conference on Circuit Theory and Design (ECCTD), 1995 pp. 55-8
255. Muroga, S., Threshold logic and its applications (John Wiley & Sons, New York, 1971)
256. Wuu, T.-Y., and Vrudhula, S. B. K., ‘A design of a fast and area efficient multi-inputMullerC-element’, IEEE Transactions on VLSI Systems, 1993 1(2), pp. 215-19