A low-distortion BiCMOS seventh-order bessel filter operating at 2.5 V supply

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 3, 1996, Pages 321-330

  Yang, Fuji ^b,c,d,e   Enz, Christian C ^a,b,f,g  

^a IEEE

^b EPFL   (Switzerland)

^c EAST CHINA NORMAL UNIVERSITY   (China)

^d SORBONNE UNIVERSITÉ   (France)

^e TELECOM PARISTECH   (France)

^f Smart Silicon Systems SA

^g Swiss Fed Institute of Technology ^*

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CONDUCTORS; ELECTRIC DISTORTION; ELECTRIC NETWORK TOPOLOGY; ELECTRIC VARIABLES MEASUREMENT; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATING CIRCUITS; MOSFET DEVICES;

BICMOS PROCESS; COMMON MODE CONTROL CIRCUIT; COMMON MODE REJECTION RATIO; INBAND GROUP DELAY VARIATION; SEVENTH ORDER BESSEL FILTERS; TOTAL HARMONIC DISTORTION; TRANSCONDUCTOR;

ELECTRIC FILTERS;

EID: 0030105933     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.494194     Document Type: Article

References (20)

1. M. Declercq and M. Degrauwe, "Low-power/low-voltage IC design: an overview," Advanced Engineering Course on Low-Power/Low-Voltage IC Design, Lausanne (EPFL), Switzerland, June 1994.
2. E. A. Vittoz, "Low-power design: ways to approach the limits," in Proc. of the ISSCC'94, San Francisco, pp. 14-18.
3. _, "Future of analog in the VLSI environment," in Proc. of the ISCAS'90, pp. 1372-1375.
4. H. Tanimoto, M. Koyama, and Y. Yoshida, "Realization of 1 V active filter using a linearization technique employing plurality of emitter-coupled pairs," IEEE J. Solid-State Circuits, vol. 26, pp. 937-945, July 1991.
5. M. Koyama, T. Arai, H. Tanimoto, and Y. Yoshida, "A 2.5 V active low-pass filter using all-n-p-n Gilbert cells with a 1-Vp-p linear input range," IEEE J. Solid-State Circuits, vol. 28, pp. 1246-1252, Dec. 1993.
6. F. Rezzi, A. Baschirotto, and R. Castello, "A 3 V 12-55 MHz BiCMOS continuous-time filter with pseudo-differential structure," presented at Proc. of ESSCIRC95, Lille, France.
7. Y. Tsividis, Z. Czarnul, and S. Fang, "MOS transconductors and integrators with high linearity," Electron. Lett., vol. 22, pp. 245-246, 1986.
8. R. R. Torrance et al., "CMOS voltage to current transducers," IEEE Trans. Circuits Syst. vol. CAS-32, pp. 1097-1104, Nov. 1985.
9. J. Silva-Martinez, M. Steyaert, and W. Sansen, "A large-signal very low-distortion transconductor for high-frequency continuous-time filters," IEEE J. Solid-State Circuits, vol. 26, no. 7, pp. 946-955, July 1991.
10. V. Gopinathan, Y. P. Tsividis, K. S. Tan, and R. K. Haster, "Design considerations for high-frequency continuous-time filters and implementation of an antialiasing filter for digital video," IEEE J. Solid-State Circuits, vol. 25, pp. 1368-1378, Dec. 1990.
11. F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. SC-23, pp. 750-758, 1988.
12. S. D. Willingham, K. W. Martin, and A. Ganesan, "A BiCMOS low-distortion 8-MHz low-pass filter" IEEE J. Solid-State Circuits, vol. 28, pp. 1234-1245, Dec. 1993.
13. R. Alini, A. Baschirotto, and R. Castello, "Tunable BiCMOS continuous-time filter for high-frequency applications," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1905-1915, Dec. 1992.
14. C. A. Laber and P. R. Gray, "A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 462-470, Apr. 1993.
15. A. Wyszynski, "Low-Voltage CMOS and BiCMOS triode transconductors and integrators with gain-enhanced linearity and output impedance," Electron. Lett., vol. 30, pp. 211-213, 1994.
16. S. Hadri and B. Leung, "Impedance boosting techniques based on BiCMOS technology," IEEE J. Solid-State Circuits, vol. 28, no. 2, pp. 157-161, Feb. 1993.
17. F. Yang, C. Enz, and D. Python, "A new BiCMOS low-voltage and low-distortion OTA for continuous-time filters," in Proc. ISCAS'95, Seattle, pp. 1199-1202.
18. E. Seevinck, Analysis and Synthesis of Translinear Integrated Circuits. Amsterdam, The Netherlands: Elsevier, 1988.
19. C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Special Issue of the Analog, Integrated Circuits and Signal Processing J. on Low-Voltage and Low-Power Design, vol. 8, pp. 83-114, July 1995.
20. A. Baschirotto, F. Rezzi, and R. Castello, "Low-voltage balanced transconductor with high input common-mode rejection," Electron. Lett., vol. 30, no. 20, 29th Sept. 1994.