A floating-gate mos learning array with locally computed weight updates

IEEE Transactions on Electron Devices

Volumn 44, Issue 12, 1997, Pages 2281-2289

  Diorio, Chris ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR ANALYSIS; GATES (TRANSISTOR); MATRIX ALGEBRA; VECTORS;

FLOATING GATE SYNAPSE TRANSISTORS;

MOSFET DEVICES;

EID: 0031340544     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.644652     Document Type: Article

References (18)

1. C. Diorio P. Hasler B. A. Minch and C. Mead A semiconductor structure for long term learning U.S. Patent 5627392 May 6 1997.
2. P. Hasler C. Diorio B. A. Minch and C. Mead Single transistor learning synapses in Advances in Neural Information Processing Systems 7 G. Tesauro D. Touretzky and T. Leen Eds. Cambridge MA: MIT Press 1995 pp. 817-824.
3. _ Single transistor learning synapses with long term storage in Proc. IEEE Int. Symp. Circuits and Systems 1995 vol. 3 pp. 1660-1663.
4. C. Diorio P. Hasler B. A. Minch and C. Mead A single-transistor silicon synapse IEEE Trans. Electron Devices vol. 43 pp. 1972-1980 Nov. 1996.
5. _ A complementary pair of four-terminal silicon synapses Analog Integrated Circuits and Signal Processing vol. 13 no. 1/2 pp. 153-166 1997.
6. P. Churchland and T. Sejnowski The Computational Brain. Cambridge MA: MIT Press 1993.
7. 2 J. of Appl. Phys. vol. 40 no. 6 pp. 278-283 1969.
8. J. J. Sanchez and T. A. DeMassa Review of carrier injection in the silicon/silicon-dioxide system IEE Proc. G vol. 138 no. 3 pp. 377-389 1991.
9. C. Mead Analog VLSI and Neural Systems. Reading MA: Addison-Wesley 1989.
10. S.M. Sze Physics of Semiconductor Devices. New York: Wiley 1981.
11. C. Mead Scaling of MOS technology to submicrometer feature sizes J. VLSI Signal Processing vol. 8 no. 6 pp. 9-25 1994.
12. C. C. Enz F. Krummenacher and E. A. Vittoz An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications Analog Integrated Circuits and Signal Processing vol. 8 no. 1 pp. 83-114 1995.
13. A. G. Andreou and K. A. Boahen Neural information processing II in Analog VLSI Signal and Information Processing M. Ismail and T. Fiez Eds. New York: McGraw-Hill 1994 pp. 358-413.
14. J. Hertz A. Krogh and R. G. Palmer Introduction to the Theory of Neural Computation. Reading MA: Addison-Wesley 1994. [15] P. Hasler Foundations of learning in analog VLSI Ph.D. thesis Dept. Computation and Neural Systems CIT Pasadena CA 1997.
15. W. Shockley Problems related to pn junctions in silicon Solid-State Electron vol. 2 no. 1 pp. 35-67 1961.
16. S. Tam P. Ko and C. Hu Lucky-electron model of channel hot-electron injection in MOSFET's IEEE Trans. Electron Devices vol. 31 pp. 1116-1125 Sept. 1984.
17. S. Aritome R. Shirota G. Hemink T. Endoh and F. Masuoka Reliability issues of flash memory cells Proc. IEEE vol. 81 pp. 776-787 May 1993.
18. P. Hasler Foundations of learning in analog VLSI Ph.D. thesis Dept. Computation and Neural Systems CIT Pasadena CA 1997.