A 1.25-V micropower Gm-C filter based on FGMOS transistors operating in weak inversion

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 1, 2004, Pages 100-111

  Rodriguez Villegas, Esther ^a   Yúfera, Alberto ^b   Rueda, Adoracion ^b  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

Continuous time filter; FGMOS; Filters; Micropower; MOS devices; MOS integrated circuits; Weak inversion

Indexed keywords

BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER SUPPLIES TO APPARATUS; FREQUENCY RESPONSE; LOW PASS FILTERS; MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE; TRANSCONDUCTANCE;

ANALOG CONTINUOUS TIME FILTER; MICROPOWER; POWER SUPPLY REJECTION RATIO; SECOND ORDER EFFECT; TOTAL HARMONIC DISTORTION; TRANSCONDUCTOR; WEAK INVERSION;

MOSFET DEVICES;

EID: 0742286335     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.820848     Document Type: Article

References (19)

1. E. Sánchez-Sinencio and A. G. Andreou, Eds., Low-Voltage/Low-Power Integrated Circuits and Systems. Low-Voltage Mixed-Signal Circuits. New York: IEEE Press, 1999, Series on Microelectronic Systems.
2. W. Serdijn, A. C. van der Woerd, and J. C. Kuene, Eds., "Special issue on low voltage-low power analog integrated circuits," in Analog Integrat. Circuits Signal Processing, 1995, vol. 8, pp. 5-123.
3. M. Steyaert, J. Crols, and S. Gogaert, "Low-voltage analog CMOS filter design," in Low-Voltage/Low-Power Integrated Circuits and Systems, E. Sánchez-Sinencio and A. G. Andreou, Eds. New York: IEEE Press, 1999, Series on Microelectronic Systems.
4. E. Sánchez-Sinencio, "Continuous-time low-voltage current-mode filters," in Low-Voltage/Low-Power Integrated Circuits and Systems, E. Sánchez-Sinencio and A. G. Andreou, Eds. New York: IEEE Press, 1999, Series on Microelectronic Systems.
5. R. Schaumann, M. S. Ghausi, and K. R. Laker, Design of Analog Filters: Passive, Active RC and Switched Capacitor. Englewood Cliffs, NJ: Prentice-Hall, 1990.
6. D. R. Frey, "Log-domain filtering: An approach to current-mode filtering," in Proc. Inst. Elect. Eng., vol. 140, Dec. 1993, pp. 406-416.
7. B. Gilbert, "Translinear circuits: A proposed classification," Electron. Lett., vol. 11, no. 1, pp. 14-16, 1975.
8. J. H. Huising, P. Lucas, and B. de Bruin, "Monolithic analog multiplier-divider," IEEE J. Solid-State Circuits, vol. SC-17, pp. 9-15, Feb. 1982.
9. R. Konn and R. Genin, "High-performance aperiodic frequency multiplying," Electron. Lett., vol. 15, no. 6, pp. 187-189, 1979.
10. R. F. Wassenaar, E. Seevinck, M. G. van Leeuwen, C. J. Speelman, and E. Holle, "New techniques for high-frequency RMS-to-DC conversion based on a multifunctional V-to-I converter," IEEE J. Solid-State Circuits, vol. 23, pp. 802-815, June 1988.
11. D. R. Frey, "Explicit log-domain root-mean-square detector," U.S. Patent 5,585,757, Dec. 17, 1996.
12. J. Mulder, A. C. van der Woerd, W. A. Serdijn, and A. H. M. van Roermund, "An RMS-DC converter based on the dynamic translinear principle," IEEE J. Solid-State Circuits, vol. 32, pp. 1146-1150, Apr. 1997.
13. E. Rodríguez, G. Huertas, M. J. Avedillo, J. M. Quintana, and A. Rueda, "Practical digital circuit implementations using nMOS threshold gates," IEEE Trans. Circuits Syst. II, vol. 48, pp. 102-106, Jan. 2001.
14. R. Rodriguez-Villegas, "Low voltage and low power analog and digital design with the floating gate MOS transistor (FGMOS)," Ph.D. dissertation, Univ. Seville, Seville, Spain, 2002.
15. B. A. Minch, "Analysis, synthesis, and implementation of networks of multiple-input translinear elements," Ph.D. dissertation, Calif. Inst. Technol., Pasadena, 1997.
16. E. A. Vittoz, "Analog VLSI signal processing: Why, where, and how?," Analog Integrat. Circuits Signal Processing, vol. 6, pp. 27-44, 1994.
17. Y. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
18. R. M. Fox and M. Nagarajan, "Multiple operating points in a CMOS log-domain filter," IEEE Trans. Circuits Syst. II, vol. 46, pp. 705-710, June 1999.
19. N. Krishnapura and Y. P. Tsividis, "Noise and power reduction in filters through the use of adjustable biasing," IEEE J. Solid-State Circuits, vol. 36, pp. 1912-1920, Dec. 2001.