Single-transistor silicon synapse

IEEE Transactions on Electron Devices

Volumn 43, Issue 11, 1996, Pages 1972-1980

  Diorio, Chris ^a   Hasler, Paul ^a   Minch, Bradley A ^a   Mead, Carver A ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON TUNNELING; GATES (TRANSISTOR); HOT CARRIERS; LEARNING SYSTEMS; SEMICONDUCTING SILICON; SEMICONDUCTOR DOPING; SEMICONDUCTOR STORAGE;

FLOATING GATE SILICON MOS TRANSISTORS; HOT ELECTRON INJECTION;

MOSFET DEVICES;

EID: 0030285698     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.543035     Document Type: Article

References (18)

1. P. Churchland T. Sejnowski The Computational Brain 1993 MIT Press MA, Cambridge
2. P. Hasler C. Diorio B. A. Minch C. Mead Single transistor learning synapses Advances in Neural Information Processing Systems 7 817 824 1995 MIT Press MA, Cambridge
3. P. Hasler C. Diorio B. A. Minch C. Mead Single transistor learning synapses with long term storage IEEE Int. Symp. on Circuits and Systems 3 1660 1663 1995 3941 11414 523729
4. C. Diorio P. Hasler B. A. Minch C. Mead A single transistor silicon MOS device for long term learning 7 Mar. 1995 U.S. Patent Office Serial no. 08/399966
5. C. Diorio P. Hasler B. A. Minch C. Mead A high-resolution nonvolatile analog memory cell IEEE Int. Symp. on Circuits and Systems 3 2233 2236 1995 3941 11414 523872
6. F. Masuoka R. Shirota K. Sakui Reviews and prospects of nonvolatile semiconductor memories IEICE Trans. E74 868 874 Apr. 1991
7. M. Lenzlinger E. H. Snow Fowler-Nordheim tunneling into thermally grown SiO $_2$ J. Appl. Phys. 40 6 278 283 Jan. 1969
8. C. Mead Analog VLSI and Neural Systems 1989 Addison-Wesley MA, Reading
9. J. J. Sanchez T. A. DeMassa Review of carrier injection in the silicon/silicon-dioxide system IEE Proc.-G 138 3 377 389 June 1991 2211 6544 258030
10. C. R. Crowell S. M. Sze Temperature dependence of avalanche multiplication in semiconductors Appl. Phys. Lett. 9 6 242 244 Sept. 1966
11. A. S. Grove Physics and Technology of Semiconductor Devices 1967 Wiley New York
12. C. C. Enz F. Krummenacher E. A. Vittoz An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications Analog Integ. Circ. Sig. Proc. 8 83 114 1995
13. M. Ismail T. Fiez Neural information processing II Analog VLSI Signal and Information Processing 358 413 1994 McGraw-Hill New York
14. W. Shockley Problems related to p-n junctions in silicon Solid-State Electron. 2 1 35 67 1961 Pergamon Press
15. S. Tam P. Ko C. Hu Lucky-electron model of channel hot-electron injection in MOSFET's IEEE Trans. Electron Devices ED-31 9 1116 1125 Sept. 1984
16. S. M. Sze Physics of Semiconductor Devices 1981 Wiley New York
17. C. Mead Scaling of MOS technology to submicrometer feature sizes J. VLSI Sig. Proc. 8 9 25 1994
18. S. Aritome R. Shirota G. Hemink T. Endoh F. Masuoka Reliability issues of flash memory cells Proc. IEEE 81 5 776 787 May 1993 5 5770 220908