Programming analog computational memory elements to 0.2% accuracy over 3.5 decades using a predictive method

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 2148-2151

  Bandyopadhyay, Abhishek ^a   Serrano, Guillermo J ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE NUMBERS; CMOS PROCESS; COMPUTATIONAL MEMORY; FLOATING-GATE; FOWLER-NORDHEIM TUNNELING; LARGE ARRAYS; PREDICTIVE ALGORITHMS; PREDICTIVE METHODS;

ELECTRON TUBE DIODES;

BANDPASS FILTERS;

EID: 33847153046     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465045     Document Type: Conference Paper

References (7)

1. T. Morie, O. Fujita, and K. Uchimura, "Self learning analog neural network LSI with high-resolution nonvolatile analog memory and a partially serrial weight-update architecture," IEICE Trans. Electron, vol. E80-C, no. 7, pp. 990-995, 1997.
2. P. L. Rolandi, R. Canegallo, E. Chioffi, D. Gerna, C. Issartel, F. Lhermet, M. Passotti, and A. Kramer, "A 1M-cell 6b/cell analog flash memory for digital storage," IEEE Int. Solid-State Circuits Conference, pp. 334-335, 1998.
3. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic cmos," IEEE Journal of Solid-State Circuits, vol. 38, pp. 734-740, May 2003.
4. A. Bandyopadhyay and P. Hasler, "A fully programmable CMOS block matrix transform imager architecture," in Proceedings of the Custom Integrated Circuits Conference, San Jose, CA, 2003, pp. 2233-2236.
5. M. Lenzlinger and E. Snow, "Fowlernordheim tunneling into thermally grown sio," Journal of Applied Physics, vol. 40, no. 6, pp. 278-283, 1969.
6. S. Chung, S. Kuo, C. Yih, and T. Chao, "Performance and reliability evaluations of p-channel flash memories with different programming schemes," IEDM Tech. Dig., pp. 295-298, 1997.
7. S. Kinoshita, T. Morie, M. Nagata, and A. Iwata, "A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11-bit updating resolution," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1286-1290, May 2003.