A novel multi-input floating-gate MOS four-quadrant analog multiplier

IEEE Journal of Solid-State Circuits

Volumn 31, Issue 8, 1996, Pages 1123-1131

  Mehrvarz, Hamid Reza ^b,c,d   Kwok, Chee Yee ^a,b,e,f  

^a IEEE

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

^c Science and Technology University   (Iran)

^d TARBIAT MODARES UNIVERSITY   (Iran)

^e University of New South Wales ^*

^f NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG MULTIPLIERS; HARMONIC DISTORTION; MULTIINPUT FLOATING GATE TRANSISTORS;

CMOS INTEGRATED CIRCUITS; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; MOS DEVICES; SIGNAL DISTORTION;

MULTIPLYING CIRCUITS;

EID: 0030216484     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.508259     Document Type: Article

References (24)

1. D. C. Soo and R. G. Meyer, "A four-quadrant NMOS analog multiplier," IEEE J. Solid-State Circuits, vol. SC-17, no. 6, pp. 1174-1178, Dec. 1982.
2. J. N. Babanezhad and G. C. Ternes, "A 20-V four-quadrant CMOS analog multiplier," IEEE J. Solid-State Circuits, vol. SC-20, no. 6, pp. 1158-1168, Dec. 1985.
3. S. C. Qin and R. L. Geiger, "A ±5-V CMOS analog multiplier," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1143-1146, Dec. 1987.
4. M. Yasumoto and T. Enomoto, "Integrated MOS four-quadrant analog multiplier using switched-capacitor technology for analog signal processor IC's," IEEE J. Solid-State Circuits, vol. SC-20, no. 4, pp. 852-859, Aug. 1985.
5. B. S. Song, "CMOS RF circuits for data communication application," IEEE J. Solid-State Circuits, vol. SC-21, no. 2, pp. 310-317, Apr. 1986.
6. C. W. Kim and S. B. Park, "New four-quadrant CMOS analog multiplier," Electron. Lett., vol. 23, no. 24, pp. 1268-1270, Nov. 1987.
7. S. I. Liu and Y. S. Hwang, "CMOS four-quadrant multiplier using bias feedback techniques," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 750-752, June 1994.
8. J. Pena-Finol and J. A. Connelly, "A MOS four-quadrant analog multiplier using the quarter-square technique," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1064-1073, Dec. 1987.
9. H. G. Song and C. K. Kim, "A MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers," IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 841-848, June 1990.
10. C. W. Kim and S. B. Park, "Design and implementation of a new four-quadrant MOS analog multiplier," Analog Integrated Circuits and Signal Processing, vol. 2, pp. 95-103, 1992.
11. Z. Hong and H. Melchior, "Analogue four-quadrant CMOS multiplier with resistors," Electron. Lett., vol. 21, no. 12, pp. 531-532, June 1985.
12. N. Saxena and J. J. Clark, "A four-quadrant CMOS analog multiplier for analog neural network," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 746-749, June 1994.
13. K. Bull and H. Wallinga, "A CMOS four-quadrant analog multiplier," IEEE J. Solid-State Circuits, vol. SC-21, no. 3, pp. 430-435, June 1986.
14. S. L. Wong, N. Kalyansundaram, and C. A. T. Salama, "Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance," IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1120-1122, Dec. 1986.
15. Z. Wang, "A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance," IEEE J. Solid-State Circuits, vol. 26, no. 9, pp. 1293-1301, Sept. 1991.
16. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 2nd ed. New York: Wiley, pp. 593-605, 1984.
17. C. Y. Kwok and H. R. Mehrvarz, Analog Multiplier, PCT/AU95/00360.
18. H. R. Mehrvarz and C. Y. Kwok, "A large input dynamic range multiinput floating-gate MOS four-quadrant analog multiplier," in IEEE, Tech. Dig. ISSCC'95, San Francisco, pp. 61-62, Feb. 1995.
19. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Trans. Electron Devices, vol. 39, no. 6, pp. 1444-1455, June 1992.
20. G. V. Steenwijk, K. Hoen, and H. Wallinga, "A nonvolatile analog programmable voltage source using the VIPMOS EEPROM structure," IEEE J. Solid-State Circuits, vol. 28, no. 7, pp. 784-788, July 1993.
21. C. K. Sin, A. Kramer, V. Hu, R. R. Chu, and P. K. Ko, "EEPROM as an analog device, with particular applications in neural," IEEE Trans. Electron Devices, vol. 39, no. 6, pp. 1410-1419, June 1992.
22. R. Muller and T. Kamins, Device Electronics for Integrated Circuits, 2nd ed. New York: Wiley, 1986.
23. H. Wallinga and K. Bult, "Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model," IEEE J. Solid-State Circuits, vol. 24, pp. 672-679, June 1989.
24. S. Wong and C. A. Salama, "Impact of scaling on MOS analog performance," IEEE J. Solid-State Circuits, vol. SC-18, pp. 106-114, Feb. 1983.