A low-voltage low-power analog memory cell with built-in 4-quadrant multiplication

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 4, 2003, Pages 191-195

  De Lima, Jader A ^a   Cordeiro, Adriano S ^a  

^a SÃO PAULO STATE UNIVERSITY UNESP   (Brazil)

Author keywords

Analog memory; Four quadrant multiplier; Neural networks; Switched current memory cell

Indexed keywords

CMOS INTEGRATED CIRCUITS; GATES (TRANSISTOR); NEURAL NETWORKS; TRANSCONDUCTANCE;

SWITCHED-CURRENT MEMORY CELLS;

ANALOG STORAGE;

EID: 0037397836     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.810575     Document Type: Article

References (12)

1. U. Rämacher and U. Rücken, VLSI Design of Neural Networks. Amsterdam, The Netherlands: Kluwer Academic, 1991.
2. G. Haller and B. Wooley, "A 700 MHz switched-capacitor analog waveform sampling circuit," IEEE J. Solid-State Circuits, vol. 29, pp. 500-508, Apr. 1994.
3. J. Kub et al., "Programmable analog matrix-vector multipliers," IEEE J. Solid-Slate Circuits, vol. 25, pp. 207-214, Feb. 1990.
4. S. Daubert, D. Vallancout, and Y. Tsividis, "Current copier cells," Electron. Lett., vol. 24, pp. 1560-1562, Dec. 1988.
5. C. Toumazou, J. Hughes, and D. Patullo, "Regulated cascode switched-current memory cell," Electron. Lett., vol. 26, pp. 303-305, 1990.
6. C. Wang, O. Ahmad, and M. Swamy, "Design and implementation of a switched-current memory cell for low-power and weak-current operations," IEEE J. Solid-State Circuits, vol. 36, pp. 304-307, Feb. 2001.
7. J. Hughes et al., "Automated design of switched-current filters," IEEE J. Solid-State Circuits, vol. 31, pp. 898-907, July 1996.
8. J. Hughes and K. Moulding, "S3I: the seamless S2I switched-current cell," in Proc. IEEE ISCAS, vol. 1, Hong Kong, 1997, pp. 113-116.
9. K. Bull and G. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-db DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
10. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1998.
11. J. A. De Lima and C. Dualibe, "A linearly-tunable CMOS transconductor with improved common-mode stability and its application to gm-C filters," IEEE Trans. Circuits Syst. II, vol. 48, pp. 649-660, July 2001.
12. D. Leenaerts, G. Joodens, and J. Hegt, "A 3.3 V 625 kHz switchedcurrent multiplier," IEEE J. Solid-State Circuits, vol. 31, pp. 1340-1343, Sept. 1996.