A low-power 5-70-MHz seventh-order log-domain filter with programmable boost, group delay, and gain for hard disk drive applications

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 2, 2003, Pages 205-215

  Baki, Rola A ^a   El Gamal, Mourad N ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

Asymmetric zeros; Bipolar; Boost; Companding; Continuous time filter; Current mode circuit; Disk drive read channel; Group delay; Hard disk drive; High frequency; Linear phase; Log domain; Log domain integrator; Low power; Low voltage equiripple

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC FILTERS; FIR FILTERS; HARD DISK STORAGE; RADIO FREQUENCY AMPLIFIERS; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO;

HARD DISK DRIVES;

BIPOLAR INTEGRATED CIRCUITS;

EID: 0037322843     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.807411     Document Type: Article

References (41)

1. N. Rao, V. Balan, and R. Contreras, "A 3-V 10-100-MHz continuous-time seventh-order equiripple linear-phase filter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1999, pp. 44-45.
2. R. Castello, F. Montecchi, F. Rezzi, and A. Baschirotto, "Low-voltage analog filters," IEEE Trans. Circuits Syst. I, vol. 42, pp. 827-840, Nov. 1995.
3. R. W. Adams, "Filtering in the log domain," presented at the 63rd AES Audio Engineering Soc. Conf., New York, May 1979.
4. Y. Tsividis, V. Gopinathan, and L. Tóth, "Companding in signal processing," Electron. Lett., vol. 26, pp. 1331-1332, Aug. 1990.
5. E. Seevinck, "Companding current-mode integrator: A new circuit principle for continuous-time monolithic filters," Electron. Lett., vol. 26, pp. 2046-2047, Nov. 1990.
6. D. R. Frey, "Log-domain filtering: An approach to current-mode filtering," Proc. Inst. Elec. Eng. Circuits, Devices, Syst., vol. 140, pp. 406-416, Dec. 1993.
7. Y. Tsividis, "Externally linear, time-invariant systems and their application to companding signal processors," IEEE Trans. Circuits Syst. II, vol. 44, pp. 65-85, Feb. 1997.
8. D. R. Frey, Y. Tsividis, G. Efthivoulidis, and N. Krishnapura, "Syllabic-companding log-domain filters," IEEE Trans. Circuits Syst. II, vol. 48, pp. 329-339, Apr. 2001.
9. D. Python and C. Enz, "A micropower class-AB CMOS log-domain filter for DECT applications," IEEE J. Solid-State Circuits, vol. 36, pp. 1067-1075, July 2001.
10. _, "A micropower class-AB CMOS log-domain filter for DECT applications," Proc. Eur. Solid-State Circuits Conf., pp. 64-67, Sept. 2000.
11. N. Krishnapura and Y. Tsividis, "Dynamically biased 1-MHz low-pass filter with 61-dB peak SNR and 112-dB input range," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, pp. 360-361.
12. M.N. El-Gamal, R. A. Baki, and A. Bar-Dor, "30-100-MHz NPN-only variable-gain class-AB instantaneous companding filters for 1.2-V applications," IEEE J. Solid-State Circuits, vol. 35, pp. 1853-1864, Dec. 2000.
13. _, "30-100MHz NPN-only variable-gain class-AB companding-based filters for 1.2-V applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2000, pp. 150-151.
14. C. Enz, M. Punzenberger, and D. Python, "Low-voltage log-domain signal processing in CMOS and BiCMOS," IEEE Trans. Circuits Syst. II, vol. 46, pp. 279-289, Mar. 1999.
15. A. Payne, A. Thanachayanont, and C. Papavassilliou, "A 150-MHz translinear phase-locked loop," IEEE Trans. Circuits Syst. II, vol. 45, pp. 1220-1231, Sept. 1998.
16. M. N. El-Gamal and G. W. Roberts, "Very high-frequency log-domain bandpass filters," IEEE Trans. Circuits Syst. II, vol. 45, pp. 1188-1198, Sept. 1998.
17. M. Punzenberger and C. C. Enz, "A 1.2-V BiCMOS class-AB log-domain filter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1997, pp. 56-57.
18. D. Perry and G. W. Roberts, "The design of log-domain filters based on the operational simulation of LC ladders," IEEE Trans. Circuits Syst. II, vol. 43, pp. 763-774, Nov. 1996.
19. G. van Ruymbeke, C. Enz, F. Krummenacher, and M. Declercq, "A BiCMOS programmable continuous-time filter using image-parameter method synthesis and voltage-companding technique," IEEE J. Solid-State Circuits, vol. 32, pp. 377-387, Mar. 1997.
20. D. R. Frey, "Log-domain filtering for RF applications," IEEE J. Solid-State Circuits, vol. 31, pp. 1468-1475, Oct. 1996.
21. W. Germanovix and C. Toumazou, "Design of a micropower current-mode log-domain analog cochlea implant," IEEE Trans. Circuits Syst. II, vol. 47, pp. 373-387, Oct. 2000.
22. V. Gopinathan, M. Tarsia, and D. Choi, "A 2.5-V 30-MHz-100-MHz 7th-order equiripple group-delay continuous-time filter and variable-gain amplifier implemented in 0.25-μm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1999, pp. 394-395.
23. H. Thapar, S. S. Lee, C. Conroy, R. Contreras, A. Yeung, J. G. Chern, T. Pan, and S. M. Shih, "Hard disk drive read channels: Technology and trends," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sept. 1999, pp. 309-316.
24. R. A. Baki and M. N. El-Gamal, "A low-power 5-70-MHz 7th-order filter with programmable boost, group delay, and gain using instantaneous companding," in Proc. Int. Symp. Low Power Electronics and Designs, Aug. 2001, pp. 299-304.
25. J. E. C. Brown, P. J. Hurst, B. C. Rothenberg, and S. H. Lewis, "A CMOS adaptive continuous-time forward equalizer, LPF, and ram-DFE for magnetic recording," IEEE J. Solid-State Circuits, vol. 34, pp. 162-169, Feb. 1999.
26. V. W. Leung, M. N. El-Gamal, and G. W. Roberts, "Effects of transistor nonidealities on log-domain filters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), June 1997, pp. 109-112.
27. C. Beainy, R. A. Baki, and M. N. El-Gamal, "Distortion analysis of high-frequency log-domain filters using Volterra series," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2001, pp. 472-475.
28. F. Rezzi, M. Cazzaniga, L. Bietti, and R. Castello, "A 70-mW 7th-order filter with 7-50-MHz cutoff frequency, programmable boost, and group delay equalization," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1997, pp. 60-61.
29. W. Sansen, M. Steyaert, V. Peluso, and E. Peeters, "Toward sub-1-V analog integrated circuits in submicron standard CMOS technologies," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1998, pp. 186-187.
30. S. Altekar et al., "A 700-Mb/s BiCMOS read channel integrated circuit," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2001, pp. 184-185.
31. B. E. Bloodworth, P. P. Siniscalchi, G. A. De Veirman, A. Jezdic, R. Pierson, and R. Sundararaman, "A 450-Mb/s analog front end for PRML read channels," IEEE J. Solid-State Circuits, vol. 34, pp. 1661-1675, Nov. 1999.
32. G. Bollati et al., "A 450 Mbit/s parallel read/write channel with parity check and 16-state time variant viterbi," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 2000, pp. 319-322.
33. N. Krishnapura and Y. Tsividis, "A micropower log-domain filter using enhanced lateral PNPs in a 0.25-μm CMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, June 2001, pp. 179-182.
34. G. D. Duerden, G. W. Roberts, and M. J. Deem "The development of bipolar log-domain filters in a standard CMOS process," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2001, pp. 145-148.
35. D. Python, M. Punzenberger, and C. Enz, "A 1-V CMOS log-domain integrator," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), June 1999, pp. 685-688.
36. L. Wang and M. N. El-Gamal, "A CMOS companding-based third-order Chebyshev filter," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2002, pp. 509-512.
37. G. A. De Veirman and R. G. Yamasaki, "Design of a bipolar 10-MHz programmable continuous-time 0.05° equiripple linear phase filter," IEEE J. Solid-State Circuits, vol. 27, pp. 354-331, Mar. 1992.
38. H. J. Orchard, "Inductorless filters," Electron. Lett., vol. 2, pp. 224-225, June 1966.
39. W. Dehaene, M. Steyaert, and W. Sansen, "A 50-MHz standard CMOS pulse equalizer for hard disk drive read channels," IEEE J. Solid-State Circuits, vol. 32, pp. 977-988, July 1997.
40. R. Castello, L. Bietti, and F. Svelto, "High frequency analog filters in deep-submicron CMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 1999, pp. 74-75.
41. G. Bollati, S. Marchese, M. Demicheli, and R. Castello, "An eighth-order CMOS low-pass filter with 30-120-MHz tuning range and programmable boost," IEEE J. Solid-State Circuits, vol. 36, pp. 1056-1066, July 2001.