Ultra-low power VLSI circuit design demystified and explained: A tutorial

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 1, 2012, Pages 3-29

  Alioto, Massimo ^a,b  

^a UNIVERSITY OF SIENA   (Italy)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Energy autonomous systems; self powered nodes; standard CMOS logic; subthreshold; ultra low power; ultra low voltage; very large scale integration (VLSI)

Indexed keywords

INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT MANUFACTURE; TIMING CIRCUITS; VLSI CIRCUITS;

ENERGY-AUTONOMOUS SYSTEMS; SELF-POWERED NODES; STANDARD CMOS LOGIC; SUBTHRESHOLD; ULTRA LOW POWER; ULTRA-LOW-VOLTAGE;

LOW POWER ELECTRONICS;

EID: 84855652495     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2177004     Document Type: Article

References (91)

1. M. Alioto, Ultra Low-Power/Low-Voltage VLSI Design: From bASICs to Design. Hoboken, NJ: Wiley, to be published.
2. B. Warneke, M. Last, B. Liebowitz, and K. Pister, "Smart dust: Communicating with a cubic-millimeter computer, " Computer, vol. 34, no. 1, pp. 44-51, Jan. 2001. (Pubitemid 32135808)
3. R. Sarpeshkar, Ultra Low Power Bioelectronics: Fundamentals, Biomedical Applications, and Bio-Inspired Systems. Cambridge, U. K. : Cambridge Univ. Press, 2010.
4. Ambient Intelligence, W. Weber, J. Rabaey, and E. Aarts, Eds. New York: Springer, 2005.
5. S. Massoud Amin and B. F. Wollenberg, "Toward a smart grid: Power delivery for the 21st century, " IEEE Power Energy Mag., vol. 3, no. 5, pp. 34-41, Sep.-Oct. 2005.
6. G. Bell, "Bell's law for the birth and death of computer classes, " IEEE Solid-State Circuits Soc. News, vol. 13, no. 4, 2008.
7. Y. Lee, G. Chen, S. Hanson, D. Sylvester, and D. Blaauw, "Ultra-low power circuit techniques for a new class of sub-mm3 sensor nodes, " in Proc. CICC, San Josè, CA, Sep. 2010, pp. 1-8.
8. D. Blaauw, "Keynote speech, " in Proc. Int. Conf. Microelectron. (ICM), Cairo, Egypt, Dec. 2010.
9. G. Chen, H. Ghaed, R.-U. Haque, M. Wieckowski, Y. Kim, G. Kim, D. Fick, D. Kim, M. Seok, K. Wise, D. Blaauw, and D. Sylvester, "A 1 cubic millimeter energy-autonomous wireless intraocular pressure monitor, " in Proc. ISSCC, Feb. 2011.
10. B. Murmann and B. Boser, "Digitally assisted analog integrated circuits, " ACM Queue, vol. 2, no. 1, pp. 64-71, Mar. 2004.
11. M. Ismail and D. Rodríguez de Llera González, Radio Design in Nanometer Technologies. New York: Springer, 2006.
12. M. Seok, S. Hanson, Y.-S. Lin, Z. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, and D. Blaauw, "The phoenix processor: A 30 pW platform for sensor applications, " in Proc. IEEE Symp. VLSI Circuits, Jun. 2008.
13. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: McGraw-Hill, 1999.
14. S. G. Narendra and A. Chandrakasan, Leakage in Nanometer CMOS Technologies. New York: Springer, 2006.
15. Y. Cheng and C. Hu, MOSFET Modeling & BSIM3 User's Guide. Boston, MA: Kluwer Academic, 1999.
16. S. Narendra, V. De, S. Borkar, D. Antoniadis, and A. Chandrakasan, "Full-chip subthreshold leakage power prediction and reduction techniques for sub-0. 18-CMOS, " IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 501-510, Mar. 2004.
17. M. Alioto, "Understanding DC behavior of subthreshold CMOS logic through closed-form analysis, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1597-1607, Jul. 2010.
18. T. Kim, H. Eom, J. Keane, and C. Kim, "Utilizing reverse short channel effect for optimal subthreshold circuit design, " in Proc. ISLPED 2006, pp. 127-130. (Pubitemid 46609723)
19. J. Kao, J. M. Miyazaki, and A. P. Chandrakasan, "A 175 mV multiplyaccumulate DSP core using an adaptive supply voltage and body bias (ASB) architecture, " IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1545-1554, Nov. 2002. (Pubitemid 35432177)
20. E. Vittoz, "Weak inversion for ultimate low-power logic, " in Low-Power Electronics Design, C. Piguet, Ed. Boca Raton, FL: CRC, 2005.
21. A. Wang, B. Calhoun, and A. Chandrakasan, Sub-Threshold Design for Ultra Low-Power Systems. New York: Springer, 2006.
22. D. Harris, R. Ho, G.-Y. Wei, and M. Horowitz, "The fanout-of-4 inverter delay metric" [Online]. Available: http://www3. hmc. edu/~harris/research/FO4. pdf, unpublished
23. M. Alioto, E. Consoli, and G. Palumbo, "From energy-delay metrics to constraints on the design of digital circuits, " Int. J. Circuit Theory Appl., 2011, to be published.
24. A. Chandrakasan, D. C. Daly, D. F. Finchelstein, J. Kwong, Y. K. Ramadass, M. E. Sinangil, V. Sze, and N. Verma, "Technologies for ultradynamic voltage scaling, " Proc. IEEE, vol. 98, no. 2, pp. 191-214, Feb. 2010.
25. M. Alioto, "A simple and accurate model of input capacitance for power estimation in CMOS logic, " in Proc. ICECS, Marrakech, Morocco, Dec. 2007, pp. 431-434.
26. R. M. Swanson and J. D. Meindl, "Lon-implanted complementary MOS transistors in low-voltage circuits, " IEEE J. Solid-State Circuits, vol. 7, no. SSC-2, pp. 146-153, Apr. 1972.
27. N. Weste and D. Harris, CMOS VLSI Design. Reading, MA: Addison-Wesley, 2004.
28. Y. Pu, J. Pineda-De Gyvez, H. Corporaal, and Y. Ha, "Vtbalancing and device sizing towards high yield of sub-threshold static logic gates, " in Proc. ISLPED'07, pp. 355-358.
29. A. Bryant, J. Brown, P. Cottrell, M. Ketchen, J. Ellis-Monaghan, and J. Nowak, "Low-power CMOS at Vdd=4kT/q, " in Proc. Device Res. Conf., Jun. 2001, pp. 22-23. (Pubitemid 32806954)
30. G. Ono and M. Miyazaki, "Threshold-voltage balance for minimum supply operation, " IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 830-833, May 2003.
31. M. Orshansky, S. Nassif, and D. Boning, Design for Manufacturability and Statistical Design. New York: Springer, 2008.
32. M. Alioto, G. Palumbo, and M. Pennisi, "Understanding the effect of process variations on the delay of static and domino logic, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 5, pp. 697-710, May 2010.
33. B. Zhai et al., "Analysis and mitigation of variability in subthreshold design, " in Proc. ISLPED, Aug. 2005, pp. 20-25. (Pubitemid 41731619)
34. K. Bernstein et al., High-Speed Logic Styles. Boston, MA: Kluwer Academic, 1999.
35. H. Soeleman, K. Roy, and B. C. Paul, "Robust subthreshold logic for ultra-low power operation, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 1, pp. 90-99, Jan. 2001. (Pubitemid 32922814)
36. T. Niiyama, Z. Piao, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, "Increasing minimum operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to 1mega-stage ring oscillators, " in Proc. ISLPED 2008.
37. T. Niiyama, P. Zhe, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, "Dependence of minimum operating voltage (VDDmin)) on block size of 90-nm CMOS ring oscillators and its implications in low power DFM, " in Proc. ISQED 2008.
38. S. Hanson, B. Zhai, M. Seok, B. Cline, K. Zhou, M. Singhal, M. Minuth, J. Olson, L. Nazhandali, T. Austin, D. Sylvester, and D. Blaauw, "Exploring variability and performance in a sub-200-mV processor, " IEEE J. Solid-State Circuits, vol. 43, no. 4, Apr. 2008.
39. S. Gupta, A. Raychowdhury, and K. Roy, "Compact models considering incomplete voltage swing in complementary metal oxide semiconductor circuits at ultralow voltages: A circuit perspective on limits of switching energy, " J. Appl. Phys., vol. 105, p. 094901, 2009.
40. G. Schrom and S. Selberherr, "Ultra-low-power CMOS technologies, " in Proc. Int. Semicond. Conf. (CAS) Dig. Tech. Papers, 1996, pp. 237-246.
41. M. Alioto, "Impact of NMOS/PMOS imbalance in ultra-low voltage CMOS standard cells, " in Proc. ECCTD, Linkoping, Sweden, Aug. 2011, pp. 557-561.
42. Y. Ramadass and A. Chandrakasan, "Minimum energy tracking loop with embedded DC-DC converter enabling ultra-low-voltage operation down to 250 mV in 65 nm CMOS, " IEEE J. Solid-State Circuits, vol. 43, no. 1, Jan. 2008.
43. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology, " IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310-319, Jan. 2005. (Pubitemid 40099941)
44. T.-H. Kim, J. Liu, J. Keane, and C. H. Kim, "A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme, " in Proc. ISSCC 2007, pp. 330-331.
45. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "A variation-tolerant sub-200 mV 6-T subthreshold SRAM, " IEEE J. Solid-State Circuits, vol. 43, no. 10, pp. 2338-2347, Oct. 2008.
46. C. H.-I. Kim, H. Soeleman, and K. Roy, "Ultra-low-power DLMS adaptive filter for hearing aid applications, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 1058-1067, Dec. 2003.
47. M. Ashouei, J. Hulzink, M. Konijnenburg, J. Zhou, F. Duarte, A. Breeschoten, J. Huisken, J. Stuyt, H. de Groot, F. Barat, J. David, and J. Van Ginderdeuren, "A voltage-scalable biomedical signal processor running ECG using 13 pJ/cycle at 1 MHz and 0. 4 V, " in Proc. ISSCC 2011, San Francisco, CA, pp. 332-333.
48. S. R. Sridhara, M. DiRenzo, S. Lingam, S.-J. Lee, R. Blazquez, J. Maxey, S. Ghanem, Y.-H. Lee, R. Abdallah, P. Singh, and M. Goe, "Microwatt embedded processor platform for medical system-on-chip applications, " in Proc. Symp. VLSI, 2010.
49. M. Zwerg, A. Baumann, R. Kuhn, M. Arnold, R. Nerlich, M. Herzog, R. Ledwa, C. Sichert, V. Rzehak, P. Thanigai, and B. O. Eversmann, "An 82 αA/MHz microcontroller with embedded FeRAM for energyharvesting applications, " in Proc. ISSCC 2011, San Francisco, CA, pp. 334-335.
50. J. Kwong, Y. K. Ramadass, N. Verma, and A. Chandrakasan, "A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter, " IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 115-126, Jan. 2009.
51. S. C. Jocke, J. F. Bolus, S. N. Wooters, A. D. Jurik, A. C. Weaver, T. N. Blalock, and B. H. Calhoun, "A 2. 6-μMsub-threshold mixed-signal ECG SoC, " in Proc. VLSI Circits, 2009.
52. J. Keane, H. Eom, T.-H. Kim, S. Sapatnekar, and C. Kim, "Subthreshold logical effort: A systematic framework for optimal subthreshold device sizing, " in Proc. DAC 2006, pp. 425-428. (Pubitemid 47113935)
53. B. H. Calhoun, A. Wang, and A. Chandrakasan, "Device sizing for minimum energy operation in subthreshold circuits, " in Proc. CICC, Oct. 2004.
54. G. Gammie, N. Ickes, M. E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair, S. Datla, B. Rong, S. Honnavara-Prasad, L. Ho, G. Baldwin, D. Buss, A. P. Chandrakasan, and U. Ko, "A 28 nm 0. 6 V low-power DSP for mobile applications, " in Proc. ISSCC 2011, San Francisco, CA, pp. 132-133.
55. K. Itoh, M. Horiguchi, and H. Tanaka, Ultra-Low Voltage Nano-Scale Memories. New York: Springer, 2007.
56. K. Tanaka and T. Kawahara, "Leakage energy reduction in cache memory by data compression, " ACM Sigarch Comput. Archit. News, vol. 35, no. 5, pp. 17-24, 2007.
57. A. Raychowdhury, S. Mukhopadhyay, and K. Roy, "A feasibility study of subthreshold SRAM across technology generations, " in Proc. ICCD 2005, pp. 417-422. (Pubitemid 44362422)
58. N. Verma and A. Chandrakasan, "A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy, " IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 141-149, Jan. 2008.
59. B. Calhoun and A. Chandrakasan, "A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation, " IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 680-688, Mar. 2007. (Pubitemid 46376044)
60. J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mV robust schmitt trigger based subthreshold SRAM, " IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2303-2313, Oct. 2007. (Pubitemid 47483011)
61. I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS, " IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650-658, Feb. 2009.
62. S. A. Verkila, S. K. Bondada, and B. S. Amrutur, "A 100 MHz to 1 GHz, 0. 35 V to 1. 5 V supply 256X64 SRAM block using symmetrized 9T SRAM cell with controlled read, " in Proc. Int. Conf. VLSI Design, 2008.
63. K. Takeda, Y. Hagihara, Y. Aimoto, M. Nomura, Y. Nakazawa, T. Ishii, and H. Kobatake, "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications, " IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 113-121, Jan. 2006. (Pubitemid 43145968)
64. S. Nalam and B. H. Calhoun, "Asymmetric sizing in a 45 nm5T SRAM to improve read stability over 6T, " in Proc. CICC '09, pp. 709-712.
65. M. Seok, S. Hanson, D. Sylvester, and D. Blaauw, "Analysis and optimization of sleep modes in subthreshold circuit design, " in Proc. DAC 2007, pp. 694-699. (Pubitemid 47130054)
66. D. Bol, C. Hocquet, D. Flandre, and J.-D. Legat, "Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits, " in Proc. ISCAS 2010, pp. 1484-1487.
67. Y. Pu, J. Pineda-De Gyvez, H. Corporaal, and Y. Ha, "An ultra-lowenergy multi-standard JPEG co-processor in 65 nm CMOS with sub/near threshold supply voltage, " IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 668-680, Mar. 2010.
68. M. Seok, D. Jeon, C. Chakrabarti, D. Blaauw, and D. Sylvester, "A 0. 27 V 30 MHz 17. 7 nJ/transform 1024-pt complex FFT core with superpipelining, " in Proc. ISSCC 2011, San Francisco, CA, pp. 342-343.
69. W. Bracke, R. Puers, and C. Van Hoof, Ultra Low Power Capacitive Sensor Interfaces. New York: Springer, 2007.
70. S. Mingoo, S. Hanson, Y.-S. . Lin, Z. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, and D. Blaauw, "Phoenix processor: A 30 pW platform for sensor applications, " in Proc. VLSI Circuits 2008.
71. B. Zhai, S. Pant, L. Nazhandali, S. Hanson, J. Olson, A. Reeves, M. Minuth, R. Helfand, T. Austin, D. Sylvester, and D. Blaauw, " Energyefficient subthreshold processor design, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 8, pp. 1127-1137, Aug. 2009.
72. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design, " IEEE J. Solid State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.
73. R. Hegde and N. R. Shanbhag, "Soft digital signal processing, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 6, pp. 813-823, Dec. 2001. (Pubitemid 34126213)
74. R. Hegde and N. R. Shanbhag, "A voltage overscaled low-power digital filter IC, " IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 388-391, Feb. 2004.
75. D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim, and K. Flautner, "Razor: Circuit-level correction of timing errors for low-power operation, " IEEE Micro, vol. 24, no. 6, pp. 10-20, Nov.-Dec. 2004. (Pubitemid 40377382)
76. S. Das, C. Tokunaga, S. Pant, W. H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. Blaauw, "RazorII: In situ error detection and correction for PVT and SER tolerance, " IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 32-48, Jan. 2009.
77. A. Bowman, J. W. Tschanz, N. Kim, J. C. Lee, C. B. Wilkerson, S.-L. Lu, T. Karnik, and V. De, "Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance, " IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 49-63, Jan. 2009.
78. H. Fuketa, M. Hashimoto, Y. Mitsuyama, and T. Onoye, "Adaptive performance compensation with in-situ timing error prediction for subthreshold circuits, " in Proc. CICC '09, pp. 215-218.
79. S. Ghosh, S. Bhunia, and K. Roy, "CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation, " IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 26, no. 11, pp. 1947-1956, Nov. 2007.
80. D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. Blaauw, "A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation, " IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 18-31, Jan. 2011.
81. S. Lee, S. Das, T. Pham, T. Austin, D. Blaauw, and T. Mudge, "Reducing pipeline energy demands with local DVS and dynamic retiming, " in Proc. ISLPED 2004, pp. 319-324. (Pubitemid 40454733)
82. A. Tajalli, E. J. Brauer, Y. Leblebici, and E. Vittoz, "Subthreshold source-coupled logic circuits for ultra-low-power applications, " IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1699-1710, Jul. 2008.
83. A. Tajalli, M. Alioto, and Y. Leblebici, "Improving power-delay performance of ultralow-power subthreshold SCL circuits, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 2, pp. 127-131, Feb. 2009.
84. M. Alioto and Y. Leblebici, "Analysis and design of ultra-low power subthreshold MCML gates, " in Proc. ISCAS, Taipei, Taiwan, May 2009, pp. 2557-2560.
85. A. Tajalli, M. Alioto, E. J. Brauer, and Y. Leblebici, "Design of high performance subthreshold source-coupled logic circuits, " in Proc. PATMOS, Lisbon, Portugal, Sep. 2008, pp. 21-30.
86. A. Tajalli, F. K. Gurkaynak, Y. Leblebici, M. Alioto, and E. J. Brauer, "Improving the power-delay product in SCL circuits using source follower output stage, " in Proc. ISCAS, Seattle, WA, May 2008, pp. 145-148.
87. M. Alioto and Y. Leblebici, "Circuit techniques to reduce the supply voltage limit of subthreshold MCML circuits, " in Proc. VLSI-SoC, Rhodes Island, Greece, Oct. 2008, pp. 239-244, INVITED.
88. D. Bol, R. Ambroise, D. Flandre, and J.-D. Legat, "Interests and limitations of technology scaling for subthreshold logic, " IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 10, pp. 1508-1519, Oct. 2009.
89. S. Hanson, M. Seok, D. Sylvester, and D. Blaauw, "Nanometer device scaling in subthreshold logic and SRAM, " IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 175-185, Jan. 2008.
90. B. Paul, A. Raychowdhury, and K. Roy, "Device optimization for digital subthreshold logic operation, " IEEE Trans. Electron Devices, vol. 52, no. 2, pp. 237-247, Feb. 2005. (Pubitemid 40195971)
91. M. Seok, D. Sylvester, and D. Blaauw, "Optimal technology selection for minimizing energy and variability in low voltage applications, " in Proc. ISLPED 2008.