Reducing pipeline energy demands with local DVS and dynamic retiming

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 319-324

  Lee, Seokwoo ^a   Das, Shidhartha ^a   Pham, Toan ^a   Austin, Todd ^a   Blaauw, David ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Dynamic retiming with global DVS; Local DVS; Razor

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CONVERTERS; ELECTRONIC EQUIPMENT; ENERGY UTILIZATION; ERROR ANALYSIS; NETWORKS (CIRCUITS); PIPELINES; VOLTAGE CONTROL;

DYNAMIC RETIMING WITH GLOBAL DVS; ENERGY DEMAND; LOCAL DYNAMIC VOLTAGE SCALING (DVC); RAZOR;

ENERGY MANAGEMENT;

EID: 15044362543     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013313     Document Type: Conference Paper

References (17)

1. D. Ernst, N. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", MICRO-36, December 2003.
2. T. Austin, E. Larson, D. Ernst. "SimpleScalar: an Infrastructure for Computer System Modeling", IEEE Computer, 35 (2), February 2002.
3. Seokwoo Lee, Shidhartha Das, Valeria Bertacco, Todd Austin, David Blaauw, and Trevor Mudge. "Circuit-Aware Architectural Simulation", 41st Design Automation Conference (DAC), June, 2004.
4. D. Harris. "Skew-Tolerant Circuit Design", Morgan Kaufman Publishers 2001.
5. K. Bernstein, etal. "High Speed Cmos Design Styles", Kluwer Academic Publishers, 1999.
6. Synopsis Corporation, "PrimeTime", http://www.synopsys.com/products/analysis/analysis.html.
7. T. Pering. et,al "The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms" Proceedings of Int'l Symposium on Low Power Electronics and Design 1998, pp. 76-81, June 1998.
8. T. Mudge. "Power: A first class design constraint", Computer, vol. 34, no. 4, April 2001, pp. 52-57.
9. T. Burd. et, al "A Dynamic Voltage Scaled Microprocessor System", IEEE Journal of Solid-State Circuits, Vol 35, No. 11, November 2000.
10. A. Dancy, R. Amirtharajah, and A. P. Chandrakasan, "High Efficiency Multiple Output DC-DC Conversion for Low-Voltage Systems", IEEE Trans. on Very Large Scale Integration (VLSI) Systems, pp. 252-263, June 2000.
11. K. Sakallah, T. Mudge, and O. Olukotun. "checkTc and MinTc: Timing Verification and Optimal Clocking of Synchronous Digital Circuits", 1990 IEEE.
12. T. Njølstad. et.al "A Socket Interface For GALS Using Locally Dynamic Voltage Scaling For Rate-Adaptive Energy Saving", IEEE 2001.
13. M. Semeraro. et, al "Dynamic Frequency and Voltage Scaling for a Multiple-Clock-Domain Microprocessor", IEEE Micro, Special Issue on Power-Aware Issue on the Top Picks from Microarchitecture Conference, Vol 36, No. 12.
14. A. Agarwal, D. Blaauw, V. Zolotov, "Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations", ACM/IEEE International Conference on Computer-Aided Design (ICCAD), November 2003.
15. V. Agarwal, M.S. Hrishikesh, S. Keckler, D. Burger, "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures", ISCA-2000.
16. T. Sherwood, E. Perelman, G. Hamerly and B. Calder, "Automatically Characterizing Large Scale Program Behavior", ASPLOS-X, October 2002.
17. R. Gonzalez, B. Gordon, and M. Horowitz, "Supply and Threshold Voltage Scaling for Low Power CMOS", IEEE JSSC, 32 (8), August 1997.