Ultra-low-power DLMS adaptive filter for hearing aid applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 6, 2003, Pages 1058-1067

  Kim, Chris Hyung Il ^a   Soeleman, Hendrawan ^b   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

Adaptive filter; Parallel architecture; Subpseudo nMOS; Subthreshold CMOS (sub CMOS); Subthreshold operation

Indexed keywords

ADAPTIVE FILTERING; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; HEARING AIDS; INTEGRATED CIRCUIT TESTING; MOSFET DEVICES; MULTIPLYING CIRCUITS; THRESHOLD VOLTAGE;

DELAYED LEAST MEAN SQUARE ADAPTIVE FILTER; PARALLEL ARCHITECTURE; SUBTHRESHOLD OPERATION;

DIGITAL FILTERS;

EID: 0742286681     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.819573     Document Type: Article

References (16)

1. R. E. Sandlin, Textbook of Hearing Aid Amplification, 2nd ed. San Diego, CA: Singular, 2000.
2. J. M. Kates, "Feedback cancellation in hearing aids: Results from a computer simulation," IEEE Trans. Signal Processing, vol. 39, pp. 553-562, Mar. 1991.
3. D. P. Welker, J. E. Greenberg, J. G. Desloge, and P. M. Zurek, "Microphone-array hearing aids with binaural output-part II: A two-microphone adaptive system," IEEE Trans. Speech Audio Processing, vol. 5, pp. 543-551, Nov. 1997.
4. J. A. Maxwell and P. M. Zurek, "Reducing acoustic feedback in hearing aids," IEEE Trans. Speech Audio Processing, vol. 3, pp. 304-313, July 1993.
5. H. Soeleman, K. Roy, and B. Paul, "Robust ultra-low-power subthreshold DTMOS logic," in Proc. Int. Symp. Low-Power Electronics Design, 2000, pp. 25-30.
6. H. Soeleman and K. Roy, "Ultra-low-power digital subthreshold logic circuits," in Proc. Int. Symp. Low-Power Electronics Design, 1999, pp. 94-96.
7. J. Rabaey, Digital Integrated Circuits, 1st ed. Englewood Cliffs, NJ: Prentice-Hall, 1996.
8. T. Kobayashi and T. Sakurai, "Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation," in Proc. Custom Integrated Circuit Conf., May 1994, pp. 271-274.
9. T. Kuroda et al., "A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme," in Proc. Int. Solid-State Circuits Conf., vol. 31, Nov. 1996, pp. 1770-1779.
10. H. Soeleman, "Ultra-Low-Power Digital subthreshold Logic Design," Ph.D. dissertation, Dept. Elect. Comput. Eng, Purdue University, W. Lafayette, IN, 2000.
11. S. Haykin, Adaptive Filter Theory, 3rd ed. Englewood Cliffs, NJ: Prentice-Hall, 1996.
12. B. Widrow and S. D. Starns, Adaptive Signal Processing, 1st ed, NJ: Prentice-Hall, 1998.
13. J. Tschanz and N. R. Shanbhag, "A low-power, reconfigurable adaptive equalizer architecture," in Proc. Int. Symp. Low-Power Electronics Design, Aug. 1996, pp. 217-220.
14. A. Harada, K. Nishikawa, and H. Kiya, "Pipeline architecture of the LMS adaptive digital filter with minimum output latency," IEICE Trans. Fundamentals, vol. E81-A, no. 8, pp. 73-77, Aug. 1998.
15. N. Shanbhag and K. K. Parhi, "Relaxed look-ahead pipeline LMS adaptive filter and their application to ADPCM coder," IEEE Trans. Circuits Syst. II, vol. 40, pp. 753-766, Dec. 1993.
16. M. D. Meyer and D. P. Agrawal, "A high sampling rate delayed LMS filter architecture," IEEE Trans. Circuits Syst. II, vol. 40, pp. 727-729, Nov. 1993.