Improving the power-delay product in SCL circuits using source follower output stage

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 145-148

  Tajalli, Armin ^a   Gurkaynak, Frank K ^a   Leblebici, Yusuf ^a   Alioto, Massimo ^b   Brauer, Elizabeth J ^c  

^a EPFL   (Switzerland)

^b UNIVERSITY OF SIENA   (Italy)

^c NORTHERN ARIZONA UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; TECHNICAL PRESENTATIONS;

INTERNATIONAL SYMPOSIUM; POWER-DELAY PRODUCTS; SOURCE FOLLOWERS;

COUPLED CIRCUITS;

EID: 51749085103     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541375     Document Type: Conference Paper

References (10)

1. B. H. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778-1786, Sep. 2005.
2. B. H. Calhoun, and A. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006.
3. R. Amirtharajah, and A. Chandrakasan, "A micropower programmable DSP using approximate signal processing based on distributed arithmatic," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 337-347, Feb. 2004.
4. H. Soeleman, K. Roy, and B. C. Paul, "Robust subthreshold logic for ultra-low power operation," IEEE Trans. Very Large Scale Integ. (VLSI) Syst., vol. 9, no. 1, pp. 90-99, Sep. 2001.
5. A. Tajalli, E. Vittoz, Y. Leblebici, and E. J. Brauer, "Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept," in Proc. of Eur. Solid-State Cir. Conf. (ESSCIRC), Munich, Germany, Sep. 2007, pp. 281-284.
6. R.R. Harrison, and et al., "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007.
7. S. Badel and Y. Leblebici, "Breaking the power-delay tradeoff: design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage," in Proc. of IEEE Int. Symp. on Circ. and Syst. (ISCAS), pp. 1871-1874, May 2007.
8. M. Alioto, and G. Palumbo, "Design strategies for source coupled logic gates," IEEE Trans. on Circ. and Syst.-I: Fundamental Theory and Application, vol. 50, no. 5, pp. 640-654, May 2003.
9. M. Alioto, G. Palumbo, Model and Design of Bipolar and MOS Current-Mode Logic (CML, ECL and SCL Digital Circuits), New York: Springer, 2005.
10. M. Alioto, G. Palumbo, "Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework," IEEE Circ. and Syst. Magazine, vol. 6, no. 4, pp. 40-59, 2006.