An instant-startup jitter-tolerant Manchester-encoding serializer/ deserializer scheme for event-driven bit-serial LVDS interchip AER links

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 11, 2011, Pages 2647-2660

  Zamarreño Ramos, Carlos ^a   Serrano Gotarredona, Teresa ^a   Linares Barranco, Bernabé ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

Address event representation (AER); asynchronous circuits; asynchronous communications; clock data recovery (CDR); event driven processing; low voltage differential signaling (LVDS); Manchester encoding; neuromorphic circuits and systems; serial AER; serial interchip communication

Indexed keywords

CLOCKS; ENCODING (SYMBOLS); JITTER;

ADDRESS-EVENT REPRESENTATION; ASYNCHRONOUS CIRCUITS; ASYNCHRONOUS COMMUNICATION; CLOCK DATA RECOVERY; EVENT-DRIVEN; INTERCHIP COMMUNICATIONS; LOW VOLTAGE DIFFERENTIAL SIGNALING; MANCHESTER; NEUROMORPHIC CIRCUITS; SERIAL AER;

SIGNAL ENCODING;

EID: 80255123685     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2151070     Document Type: Article

References (78)

1. M. Sivilotti, "Wiring considerations in analog VLSI systems with application to field-programmable networks," Ph.D. dissertation, Comput. Neural Syst., California Inst. Technol., Pasadena, CA, 1991.
2. M. A. Mahowald, "VLSI analogs of neuronal visual processing: A synthesis of form and function," Ph.D. dissertation, Comput. Neural Syst., California Inst. Technol., Pasadena, CA, 1992.
3. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Silvilotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," IEEE Trans. Neural Netw., vol. 4, pp. 523-528, May 1993. (Pubitemid 23684030)
4. G. Cauwenberghs, N. Kumar, W. Himmelbauer, and A. G. Andreou, "An analog VLSI chip with asynchronous interface for auditory feature extraction," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, pp. 600-606, May 1998. (Pubitemid 128745245)
5. K. Boahen, "Retinomorphic chips that see quadruple images," in Proc. Int. Conf. Microelectron. Neural, Fuzzy, Bio-Inspired Syst. (Microneuro99), Granada, Spain, 1999, pp. 12-20.
6. K. Boahen, "A retinomorphic chip with parallel pathways: Encoding INCREASING, ON, DECREASING, and OFF visual signals," in Int. J. Analog Integr. Circuits Signal Process., Feb. 2002, vol. 30, pp. 121-135. (Pubitemid 34153573)
7. A. J. Martin and M. Nyström, "Asynchronous techniques for system-on-chip design," Proc. IEEE, vol. 94, no. 6, pp. 1089-1120, Jun. 2006. (Pubitemid 46444961)
8. J. Sparsø and S. B. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective. Norwell, MA: Kluwer, 2001.
9. A. Mortara, E. A. Vittoz, and P. Venier, "A communication scheme for analog VLSI perceptive systems," IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 660-669, Jun. 1995.
10. K. Boahen, "Retinomorphic vision systems," presented at the Microneuro' 96: Fifth Int. Conf. Neural Netw. Fuzzy Syst., Lausanne, Switzerland, Feb. 1996.
11. K. Boahen, "Point-To-Point connectivity between neuromorphic chips using address events," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 5, pp. 416-434, May 2000.
12. C. Posch, D. Matolin, and R.Wohlgenannt, "A QVGA143 dB dynamic range frame-free PWM image sensor with lossless pixel-level video compression and time-domain CDS," IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 259-275, Jan. 2011.
13. E. Culurciello, R. Etienne-Cummings, and K. A. Boahen, "A biomorphic digital image sensor," IEEE J. Solid-State Circuits, vol. 38, pp. 281-294, 2003.
14. P. F. Ruedi et al., "A 128×128, pixel 120-dB dynamic-range visionsensor chip for image contrast and orientation extraction," IEEE J. Solid-State Circuits, vol. 38, pp. 2325-2333, 2003.
15. S. Chen and A. Bermak, "Arbitrated time-To-first spike CMOS image sensor with on-chip histogram equalization," IEEE Trans. Very Large Integr. Syst. (VLSI) Syst., vol. 15, no. 3, pp. 346-357, Mar. 2007. (Pubitemid 46600152)
16. M. Azadmehr, J. Abrahamsen, and P. Häfliger, "A foveated AER imager chip," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS 2005), Kobe, Japan, pp. 2751-2754.
17. N. Massari et al., "A 100 uW 64×128-Pixel contrast-based asynchronous binary vision sensor for wireless sensor networks," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 588-638.
18. P. F. Ruedi et al., "An SoC combining a 132 dB QVGA pixel array and a 32 b DSP/MCU processor for vision applications," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 46-47.
19. J. Costas-Santos et al., "A contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 7, pp. 1444-1458, Jul. 2007. (Pubitemid 47104011)
20. J. A. Leñero-Bardallo, T. Serrano-Gotarredona, and B. Linares-Barranco, "A five-decade dynamic-range ambient-light-independent calibrated signed-spatial-contrast AER retina with 0.1 ms latency and optional time-To-first-spike mode," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 10, pp. 2632-2643, Oct. 2010.
21. U. Mallik et al., "Temporal change threshold detection imager," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 362-363.
22. C. Posch et al., "A dual-line optical transient sensor with on-chip precision time-stamp generation," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 500-618.
23. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128×128 120 dB 30 mW asynchronous vision sensor that responds to relative intensity change," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 566-576, Feb. 2008.
24. J. A. Leñero-Bardallo, T. Serrano-Gotarredona, and B. Linares-Barranco, "A 3.6 s asynchronous frame-free event-driven dynamic-vision-sensor," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1443-1455, Jun. 2011.
25. K. A. Zaghloul and K. Boahen, "Optic nerve signals in a neuromorphic chip: Part 1," IEEE Trans. Biomed. Eng., vol. 51, pp. 657-666, 2004. (Pubitemid 38375141)
26. K. A. Zaghloul and K. Boahen, "Optic nerve signals in a neuromorphic chip: Part 2," IEEE Trans. Biomed Eng., vol. 51, pp. 667-675, 2004. (Pubitemid 38375142)
27. R. Sarpeshkar et al., "An analog bionic ear processor with zero-crossing detection," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 78-79. (Pubitemid 41696464)
28. B. Wen and K. Boahen, "A 360-channel speech preprocessor that emulates the cochlear amplifier," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 556-557.
29. V. Chan, S.-C. Liu, and A. van Schaik, "AER EAR: A matched silicon cochlea pair with address event representation interface," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, pp. 48-59, Jan. 2007. (Pubitemid 46351018)
30. E. Chicca, A. M. Whatley, P. Lichtsteiner, V. Dante, T. Delbruck, P. D. Giudice, R. J. Douglas, and G. Indiveri, "A multichip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, pp. 981-993, May 2007. (Pubitemid 46773770)
31. M. Oster, Y. Wang, R. Douglas, and S.-C. Liu, "Quantification of a spike-based winner-Take-all VLSI network," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 10, pp. 3160-3169, Nov. 2008.
32. T. Teixeira, A. G. Andreou, and E. Culurciello, "Event-based imaging with active illumination in sensor networks," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS 2005), pp. 644-647.
33. P. Vernier, A. Mortara, X. Arreguit, and E. A. Vittoz, "An integrated cortical layer for orientation enhancement," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 177-186, Feb. 1997.
34. T. Y. W Choi, P. Merolla, J. Arthur, K. Boahen, and B. E. Shi, "Neuromorphic implementation of orientation hypercolumns," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 6, pp. 1049-1060, Jun. 2005. (Pubitemid 40970277)
35. R. Serrano-Gotarredona et al., "A neuromorphic cortical-layer microchip for spike-based event processing vision systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2548-2566, Dec. 2006. (Pubitemid 46002253)
36. R. Serrano-Gotarredona et al., "On real-Time AER 2D convolutions hardware for neuromorphic spike based cortical processing," IEEE Trans. Neural Netw., vol. 19, no. 7, pp. 1196-1219, Jul. 2008.
37. L. Camuñas-Mesa, A. Acosta-Jiménez, C. Zamarreño- Ramos, T. Serrano-Gotarredona, and B. Linares-Barranco, "A 32×32 convolution processor chip for address event vision sensors with 155 ns event latency and 20 Meps throughput," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 777-790, Apr. 2011.
38. R. Serrano-Gotarredona et al., "CAVIAR: A 45 k neuron, 5 M synapse, 12 G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking," IEEE Trans. Neural Netw., vol. 20, no. 9, pp. 1417-1438, Sep. 2009.
39. R. Vogelstein, U. Mallik, J. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses," IEEE Trans. Neural Netw., vol. 18, no. 1, pp. 253-265, Jan. 2007. (Pubitemid 46062931)
40. M. Khan, D. Lester, L. Plana, A. Rast, X. Jin, E. Painkras, and S. Furber, "Spinnaker: Mapping neural networks onto a massively-parallel chip multiprocessor," in Proc. IEEE Int. Joint Conf. Neural Netw. (IJCNNWCCI), Jun. 2008, pp. 2849-2856.
41. J. Fieres, J. Schemmel, and K. Meier, "Realizing biological spiking network models in a configurable wafer-scale hardware system," in Proc. IEEE Int. Joint Conf. Neural Netw. (IJCNN-WCCI), Jun. 2008, pp. 969-976.
42. J. A. Pérez-Carrasco, B. Acha, C. Serrano, L. Camuñas-Mesa, T. Serrano-Gotarredona, and B. Linares-Barranco, "Fast vision through frame-less event-based sensing and convolutional processing. Application to texture recognition," IEEE Trans. Neural Netw., vol. 21, no. 4, pp. 609-620, Apr. 2010.
43. P. Merolla, J. Arthur, B. E. Shi, and K. Boahen, "Expandable networks for neuromorphic chips," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 301-311, Feb. 2007. (Pubitemid 46444261)
44. S. Joshi, S. Deiss, M. Arnold, J. Park, T. Yu, and G. Cauwenberghs, "Scalable event routing in hierarchical neural array architecture with global synaptic connectivity," in Proc. 12th Int. Workshop Cellular Nanoscale Netw. and Their Appl. (CNNA), Berkeley, CA, Feb. 2010.
45. K. Boahen, "A burst-mode word-serial address-event link-I,II,III," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 7, pp. 1269-1300, Jul. 2004.
46. J. V. Arthur and K. Boahen, "Synchrony in silicon: The gamma rhythm," IEEE Trans. Neural Netw., vol. 18, no. 6, pp. 1815-1825, 2007. (Pubitemid 350148429)
47. B.Wen and K. Boahen, "A silicon cochlea with active coupling," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 6, pp. 444-455, Dec. 2009.
48. D. B. Fasnacht, A. M. Whatley, and G. Indiveri, "A serial communication infrastructure for multi-chip address event systems," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2007, pp. 648-651.
49. H. K. O. Berge and P. Häfliger, "High-speed serial AER on FPGA," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2007, pp. 857-860. (Pubitemid 47448640)
50. L. Miró-Amarante, A. Jiménez-Fernández, A. Linares-Barranco, F. Gómez-Rodríguez, R. Paz, G. Jiménez, A. Civit, and R. Serrano-Gotarredona, "LVDS serial AER link performance," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2007, pp. 1537-1540. (Pubitemid 47448814)
51. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2003.
52. B. Razavi, "Challenges in the design high-speed clock and data recovery circuits," IEEE Commun. Mag., vol. 40, no. 8, pp. 94-101, Aug. 2002. (Pubitemid 34962719)
53. M.-T. Hsieh and G. Sobelman, "Architectures for multi-gigabit wirelinked clock and data recovery," IEEE Circuits Syst. Mag., vol. 8, no. 4, pp. 45-57, 2008.
54. J. Kim and D.-K. Jeong, "Multi-gigabit-rate clock and data recovery based on blind oversampling," IEEE Commun. Mag., vol. 41, no. 12, pp. 68-74, Dec. 2003.
55. S. I. Ahmed and T. A. Kwasniewski, "Overview of oversampling clock and data recovery circuits," in Proc. Can. Conf. Electr. Comput. Eng., May 2005, pp. 1876-1881. (Pubitemid 44801987)
56. Q. Du, J. Zhuang, and T. Kwasniewski, "A low-power, fast acquisition, data recovery circuit with digital threshold decision for SFI-5 application," IEEE Trans. Very Large Integr. Syst. (VLSI) Syst., vol. 17, no. 12, pp. 1742-1748, Dec. 2009.
57. M. van Ierssel, A. Sheikholeslami, H. Tamura, and W. W. Walker, "A 3.2 Gb/s CDR using semi-blind oversampling to achieve high jitter tolerance," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2224-2234, Oct. 2007. (Pubitemid 47483005)
58. J. Terada, K. Nishimura, S. Kimura, H. Katsurai, N. Yoshimoto, and Y. Ohtomo, "A 10.3 Gb/s burst-mode CDR using a δσ DAC," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2921-2928, Dec. 2008.
59. M. Hossain and A. C. Carusone, "5-10 Gb/s 70 mW burst mode AC coupled receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 524-537, Mar. 2010.
60. K. Yamashita, M. Nakata, N. Kamogawa, O. Yumoto, and H. Kodera, "Compact-same-size 52-and 156 Mb/s SDH optical transceiver modules," IEEE/OSA J. Lightw. Technol., vol. 12, no. 9, pp. 1607-1615, Sep. 1994.
61. I. Radovanovic, W. van Etten, and H. Freriks, "Ethernet-based passive optical local-area networks for fiber-To-The-desk application," IEEE/OSA J. Lightw. Technology, vol. 21, no. 11, pp. 2534-2545, Nov. 2003.
62. A. Li, J. Faucher, and D. V. Plant, "Burst-mode clock and data recovery in optical multiaccess networks using broad-band PLLs," IEEE Photon. Technol. Lett., vol. 18, no. 1, pp. 73-75, Jan. 2006. (Pubitemid 46542497)
63. S. Hartmann, S. Schiefer, S. Scholze, J. Partzsch, C. Mayr, S. Henker, and R. Scḧffny, "Highly integrated packet-based AER communication infrastructure with Gevents/s throughput," in Proc. IEEE Int. Conf. Electr., Circuits, Syst. (ICECS), 2010, pp. 950-953.
64. "Electrical characteristics of lowvoltage differential signalling (LVDS) interface circuits," Telecommunications Industry Association, ANSI/TEIA/EIA-644-1995, 1995.
65. LVDS Owner's Manual, 4th ed. Santa Clara, CA: Natl. Semicond., 2008 [Online]. Available: http://www.national.com/assets/en/appnotes/National-LVDS- Owners-Manual-4th-Edition-2008.pdf
66. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gp/sper-pin operation in 0.35 m CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 706-711, Apr. 2001. (Pubitemid 32407178)
67. C. Zamarreño-Ramos, R. Serrano-Gotarredona, T. Serrano-Gotarredona, and B. Linares-Barranco, "LVDS interface for AER links with burst mode operation capability," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2008, pp. 644-647.
68. P. Popescu, A. Solheim, and M. Wight, "Experimental monolithic high speed transceiver for Manchester encoded data," in Proc. Bipolar/CMOS Circuits Technol. Meet., Oct. 1995, pp. 110-113.
69. D. E. Muller and W. S. Bartky, "A theory of asynchronous circuits," in Proc. Int. Symp. Theory Switch., 1959, pp. 204-243.
70. S. M. Mishra, S. S. Rofail, and K. S. Yeo, "Design of high performance double edge-Triggered flip-flops," IEE Proc. Circuits, Devices, Syst., , vol. 147, no. 5, pp. 283-290, Oct. 2000.
71. T. L. W. Chung and M. Sachdev, "A comparative analysis of lowpower low-voltage dual-edge-Triggered flip-flops," IEEE Trans. Very Large Integr. Syst. (VLSI) Syst., vol. 10, no. 6, pp. 913-918, Dec. 2002.
72. S. Cheng, H. Tong, J. Silva-Martinez, and A. I. Karsilayan, "Design and analysis of an ultrahigh-speed glitch-free fully differential charge pump with minimum output current variation and accurate matching," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 843-847, Sep. 2006. (Pubitemid 46511463)
73. J. Craninckx and G. Van Der Plas, "A 65 fJ/conversion-step 0-To-50 MS/s 0-To-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 246-600.
74. G. Van Der Plas and B. Verbruggen, "A 150 ms/s 133 W 7 bit ADC in 90 nm digital CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2631-2640, Dec. 2008.
75. Y.-Z. Lin, S.-J. Chang, Y.-T. Liu, C.-C. Liu, and G.-Y. Huang, "A 5 b 800 MS/s 2 mW asynchronous binary-search ADC in 65 nm CMOS," IEEE ISSCC Dig. Tech. Papers, pp. 80-81, Feb. 2009.
76. F. Gómez-Rodríguez, R. Paz-Vicente, A. Linares-Barranco, M. Rivas, L. Miró, S. Vicente, G. Jiménez, and A. Civit, "AER tools for communications and debugging," in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 3253-3256. (Pubitemid 47132245)
77. A. A. Abidi, "Phase noise and jitter in CMOS ring oscillators," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803-1816, Aug. 2006. (Pubitemid 44192106)
78. C. Zamarreño-Ramos, T. Serrano-Gotarredona, B. Linares-Barranco, R. Kulkarni, and J. Silva-Martínez, "Voltage mode driver for low power transmission of high speed serial AER links," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Rio de Janeiro, Brazil, May 2011, pp. 2433-2436.