SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2008, Pages 2849-2856

  Khan, M M ^a   Lester, D R ^a   Plana, L A ^a   Rast, A ^a   Jin, X ^a   Painkras, E ^a   Furber, S B ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

NEURONS;

AND VERIFICATIONS; ARM PROCESSORS; BIOLOGICAL NEURONS; CHIP MULTIPROCESSORS; PARALLEL SYSTEMS; REAL TIMES; RUNNING IN; SPIKING NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 56349083817     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2008.4634199     Document Type: Conference Paper

References (23)

1. S. Furber, S. Temple, and A. Brown, "On-chip and inter-chip networks for modelling large-scale neural systems," in Proc. International Symposium on Circuits and Systems, ISCAS-2006, Kos, Greece, May 2006.
2. P. Dayan and L. Abbott, Theoretical Neuroscience. Cambridge: MIT Press, 2001.
3. S. B. Furber, S. Temple, and A. D. Brown, "High-performance computing for systems of spiking neurons," in AISB'06 workshop on GC5: Architecture of Brain and Mind, vol. 2, Bristol, April 2006, pp. 29-36.
4. S. Furber and S. Temple, "Neural Systems Engineering," J. R. Soc. Interface, vol. 4, no. 13, pp. 193-206, Apr. 2007.
5. A. Rast, S. Yang, M. Khan, and S. Furber, "Virtual synaptic interconnect using an asynchronous network-on-chip," in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
6. X. Jin, S. Furber, and J. Woods, "Efficient modelling of spiking neural networks on a scalable chip multiprocessor," in Proc. 2008 Int'l Joint Conf. on Neural Networks (IJCNN2008), 2008.
7. L. A. Plana, S. B. Furber, S. Temple, M. Khan, Y. Shi, J. Wu, and S. Yang, "A. GALS Infrastructure for a Massively Parallel Multiprocessor, " IEEE Design & Test of Computers, vol. 24, no. 5, pp. 454-463, Sept.-Oct. 2007.
8. H. Markram and M. Tsodyks, "Redistribution of Synaptic Efficacy Between. Neocortical Pyramidal Neurons," Nature, no. 382, pp. 807-810, 1996.
9. S. Crook, G. Ermentrout, M. Vanier, and J. Bower, "The role of axonal delay in the synchronization of networks of coupled cortical oscillators," J. Computational Neuroscience, vol. 4, no. 2, Apr. 1997.
10. F. Tuffy, L. McDaid, M. McGinnity, J. Santos, P. Kelly, V. W. Kwan, and J. Alderman, "A time-multiplexing architecture for inter-neuron communications," in Proc. 2006 Int'l Conf. Artificial Neural Networks (ICANN 2006), 2006, pp. 944-952.
11. S. Himavathi, D. Anitha, and A. Muthuramalingam, "Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization," IEEE Trans. Neural Networks, vol. 18, no. 3, pp. 880-888, May 2007.
12. M. Porrmann, U. Witkowski, H. Kalte, and U. Rückert, "Implementation of artificial neural networks on a reconfigurable hardware accelerator," in Proc. 2002 Euromicro Conf. Parallel, Distributed, and Network-based processing, 2002, pp. 243-250.
13. R. Eickhoff, T. Kaulmann, and U. Rücken, "SIRENS: A simple reconfigurable neural hardware structure for artificial neural network implementations," in Proc. 2006 Int'l Joint Conf. Neural Networks (IJCNN2006), 2006, pp. 2830-2837.
14. O. Shefi, I. Golding, R. Segev, E. Ben-Jacob, and A. Ayali, "Morphological characterization of in vitro neuronal networks," Phys. Review E, vol. 66, no. 2, Aug. 2002.
15. K. Ohki, S. Chung, Y. H. Ch'ng, P. Kara, and R. C. Reid, "Functional imaging with cellular resolution reveals precise micro-architecture in visual cortex," Nature, no. 433, Feb. 2005.
16. D. Zipser, "A computational model of hippocampal place fields," Behavioral Neuroscience, no. 99, 1985.
17. E. Izhikevich, "Polychronization: Computation with spikes," Neural Computation, vol. 18, no. 2, Feb. 2006.
18. T. Elliott and N. Shadbolt, "Developmental robotics: Manifesto and application," Philosophical Trans. Royal Soc., vol. A, no. 361, 2003.
19. M. Kendall, A. Stuart, and O. J. K., Advanced Theory of Statistics, 5th ed. London: Charles Griffen and Company Ltd., 1987, vol. 1.
20. M.-S. Chen, K. G. Shin, and D. D. Kandlur, "Addressing, routing, and broadcasting in hexagonal mesh multiprocessors," IEEE Transactions on Computers, vol. 39, no. 1, pp. 10-18, Jan. 1990.
21. R. Rudell and A. Sangiovanni-Vincentelli, "Multiple-valued minimization for PLA optimization," IEEE Trans. on Computer-Aided Design, vol. 6, no. 5, pp. 727-750, Sep. 1987.
22. D. L. T. Rohde, "Lens: The light, efficient network simulator," From. http://www.cs.cmu.edu/ dr/Len ?Retrieved 17 June 2007, 1999.
23. E. Izhikevich, "Simple model of spiking neurons," IEEE Trans. on Neural Networks, vol. 14, pp. 1569-1572, Nov. 2003.