Scalable event routing in hierarchical neural array architecture with global synaptic connectivity

2010 12th International Workshop on Cellular Nanoscale Networks and their Applications, CNNA 2010

Volumn , Issue , 2010, Pages

  Joshi, Siddharth ^a   Deiss, Steve ^b,c   Arnold, Mike ^c,d   Park, Jongkil ^a   Yu, Theodore ^a,c   Cauwenberghs, Gert ^b,c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA SAN DIEGO   (United States)

^c UNIVERSITY OF CALIFORNIA SAN DIEGO   (United States)

^d Salk Institute ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; ECONOMIC AND SOCIAL EFFECTS; NANOTECHNOLOGY;

ADDRESS-EVENT REPRESENTATION; ARRAY ARCHITECTURE; ASYNCHRONOUS COMMUNICATION; EFFICIENT IMPLEMENTATION; HIERARCHICAL ARCHITECTURES; NEUROMORPHIC HARDWARES; PROBABILISTIC FRAMEWORK; SYNAPTIC CONNECTIVITY;

NETWORK ARCHITECTURE;

EID: 77952363834     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/cnna.2010.5430296     Document Type: Conference Paper

References (15)

1. M. Mahowald, An analog VLSI system for stereoscopic vision. Boston: Kluwer Academic Publishers, 1994.
2. K. Boahen, "A throughput-on-demand address-event transmitter for neuromorphic chips, " in ARVLSI, 1999, pp. 72-87.
3. E. Culurciello, R. Etienne-Cummings, and K. Boahen, "High dynamic range, arbitrated address event representation digital imager, " in ISCAS (3), 2001, pp. 505-508. (Pubitemid 32469902)
4. S. Deiss, "Connectionism without the connections, " in Neural Networks, 1994. IEEE World Congress on Computational Intelligence., 1994 IEEE International Conference on, vol. 2, Jun-2 Jul 1994, pp. 1217-1221 vol.2.
5. S. Deiss, R. Douglas, and A. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems, " Pulsed Neural Networks, MIT Press, (Mass W., Bishop, C.M., ed), 1999.
6. M. Khan, D. Lester, L. Plana, A. Rast, X. Jin, E. Painkras, and S. Furber, "Spinnaker: Mapping neural networks onto a massively-parallel chip multiprocessor, " in Neural Networks, 2008. IJCNN 2008. (IEEE World Congress on Computational Intelligence). IEEE International Joint Conference on, June 2008, pp. 2849-2856.
7. J. Fieres, J. Schemmel, and K. Meier, "Realizing biological spiking network models in a configurable wafer-scale hardware system, " in Neural Networks, 2008. IJCNN 2008. (IEEE World Congress on Computational Intelligence). IEEE International Joint Conference on, June 2008, pp. 969-976.
8. R. Vogelstein, U. Mallik, J. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductancebased synapses, " Neural Networks, IEEE Transactions on, vol. 18, no. 1, pp. 253-265, Jan. 2007.
9. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, K. Camunas-Mesa, R. Berner, M. Rivas-Perez, T. Delbruck, S. Liu, R. Douglas, P. Hafliger, G. Jimenez- Moreno, A. Ballcels, T. Serrano-Gotarredona, A. Acosta-Jimenez, and B. Linares-Barranco, "CAVIAR: A 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking, " vol. 20, no. 9, 2009, pp. 1417-1438.
10. R. J. Vogelstein, F. Tenore, R. Philipp, M. S. Adlerstein, D. H. Goldberg, and G. Cauwenberghs, "Spike timing-dependent plasticity in the address domain, " in NIPS, 2002, pp. 1147-1154.
11. J. V. Arthur and K. Boahen, "Learning in silicon: Timing is everything, " in NIPS, 2005.
12. P. A. Merolla, J. V. Arthur, B. E. Shi, and K. A. Boahen, "Expandable networks for neuromorphic chips, " Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 54, no. 2, pp. 301-311, Feb. 2007.
13. C. E. Leiserson, "Fat-trees: universal networks for hardware-efficient supercomputing, " IEEE Trans. Comput., vol. 34, no. 10, pp. 892-901, 1985.
14. J. D. C. Little, "A proof for the queuing formula: 1 = λω, " Operations Research, vol. 9, no. 3, pp. 383-387, 1961.
15. E. Gelenbe and G. Pujolle, Introduction to queueing networks. New York, NY, USA: John Wiley & Sons, Inc., 1987.