Highly integrated packet-based AER communication infrastructure with 3Gevent/S throughput

2010 IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2010 - Proceedings

Volumn , Issue , 2010, Pages 950-953

  Hartmann, S ^a   Schiefer, S ^a   Scholze, S ^a   Partzsch, J ^a   Mayr, C ^a   Henker, S ^a   Schuffny R ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Configuration over AER; FPGA event routing; Gigaevent serial AER; Packet based AER

Indexed keywords

ASYNCHRONOUS TRANSMISSION; BAND-WIDTH UTILIZATION; COMMUNICATION BANDWIDTH; COMMUNICATION INFRASTRUCTURE; CONFIGURATION OVER AER; EVENT ROUTING; FPGA DESIGN; GIGAEVENT SERIAL AER; HIGHLY INTEGRATED; MECHANICAL INTEGRATION; NEURAL COMMUNICATION; NEUROMORPHIC SYSTEMS; NEUROMORPHIC VLSI; PACKET-BASED; PACKET-BASED AER; TRANSMISSION RATES; TRANSMISSION SPEED; WAFER-SCALE;

ASYNCHRONOUS SEQUENTIAL LOGIC; COMMUNICATION; INTEGRATION; NETWORK PROTOCOLS; POLYCHLORINATED BIPHENYLS; VLSI CIRCUITS;

TELECOMMUNICATION SYSTEMS;

EID: 79953121351     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2010.5724670     Document Type: Conference Paper

References (8)

1. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, and R. et al. Paz-Vicente, "CAVIAR: A 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing- learning-actuating system for high-speed visual object recognition and tracking," IEEE Transactions on Neural Networks, vol. 20, no. 9, pp. 1417-1434, 2009.
2. D.B. Fasnacht, A.M. Whatley, and G. Indiveri, "A serial communication infrastructure for multi-chip address event systems," in ISCAS 2008, 2008, pp. 648-651.
3. H.K.O. Berge and P. Häfliger, "High-speed serial AER on FPGA," in ISCAS 2007, 2007, pp. 857-860.
4. J. Schemmel, D. Brüderle, A. Grübl, M. Hock, K. Meier, and S. Millner, "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in ISCAS 2010, 2010, pp. 1947-1950.
5. "Media section of the FACETS project homepage," 2010, http://facets.kip.uni-heidelberg.de/public/media.
6. J. Schemmel, J. Fieres, and K. Meier, "Wafer-scale integration of analog neural networks," in IJCNN 2008, 2008, pp. 431-438.
7. S. Scholze, S. Henker, J. Partzsch, C. Mayr, and R. Schüffny, "Optimized queue based communication in VLSI using a weakly ordered binary heap," in 17th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES 2010, 2010, pp. 316-320.
8. X. Jin, S.B. Furber, and J.V. Woods, "Efficient modelling of spiking neural networks on a scalable chip multiprocessor," in IJCNN 2008, 2008, pp. 2812-2819.