A 128 × 128 120 dB 15 μs latency asynchronous temporal contrast vision sensor

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 2, 2008, Pages 566-576

  Lichtsteiner, Patrick ^a,b   Posch, Christoph ^a,c   Delbruck, Tobi ^a,b  

^a IEEE

^b Institute of Neuroinformatics Zurich   (Switzerland)

^c ARC SEIBERSDORF RESEARCH GMBH   (Austria)

Author keywords

Address event representation (AER); Asynchronous vision sensor; High speed imaging; Image sensors; Machine vision; Neural network hardware; Neuromorphic circuit; Robot vision systems; Visual system; Wide dynamic range imaging

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC LIGHTING; LOGARITHMIC AMPLIFIERS; PIXELS;

FRAME-BASED IMAGERS; LATENCY ASYNCHRONOUS; LOGARITHMIC PHOTORECEPTOR; PIXEL ILLUMINATION;

DIGITAL CIRCUITS;

EID: 38849206826     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.914337     Document Type: Article

References (32)

1. S. Kleinfelder, S. Lim, X. Q. Liu, and A. El Gamal, "A 10000 frames/s CMOS digital pixel sensor," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 2049-2059, Dec. 2001.
2. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128×128 120 dB 30 mW asynchronous vision sensor that responds to relative intensity change," in IEEE ISSCC 2006 Dig. Tech. Papers, San Francisco, CA, 2006, pp. 508-509.
3. U. Mallik, M. Clapp, E. Choi, G. Cauwenberghs, and R. Etienne-Cummings, "Temporal change threshold detection imager," in IEEE ISSCC 2005 Dig. Tech. Papers, San Francisco, CA, 2005, pp. 362-363.
4. E. Culurciello and R. Etienne-Cummings, "Second generation of high dynamic range, arbitrated digital imager," in Proc. ISCAS 2004, Vancouver, BC, Canada, May 2004, vol. 4, pp. 828-831.
5. P. F. Ruedi, P. Heim, F. Kaess, E. Grenet, F. Heitger, P. Y. Burgi, S. Gyger, and P. Nussbaum, "A 128×128 pixel 120-dB dynamic-range vision-sensor chip for image contrast and orientation extraction," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2325-2333, Dec. 2003.
6. K. A. Zaghloul and K. Boahen, "Optic nerve signals in a neuromorphic chip II: Testing and results," IEEE Trans. Biomed. Eng., vol. 51, no. 4, pp. 667-675, Apr. 2004.
7. P. Lichtsteiner, T. Delbruck, and J. Kramer, "Improved ON/OFF temporally differentiating address-event imager," in Proc. 11th IEEE Int. Conf. Electronics, Circuits, and Systems (ICECS2004), Tel Aviv, Israel, Dec. 2004, pp. 211-214.
8. T. Delbruck, and P. Lichtsteiner, "Fast sensory motor control based on event-based hybrid neuromorphic-procedural system," in Proc. IEEE ISCAS 2007, New Orleans, LA, May 2007, pp. 845-849.
9. M. Litzenberger, B. Kohn, A. N. Belbachir, N. Donath, G. Gritsch, H. Garn, C. Posch, and S. Schraml, "Estimation of vehicle speed based on asynchronous data from a silicon retina optical sensor," in Proc. 2006 IEEE Intelligent Transportation Systems Conf. (ITSC'06), Toronto, ON, Canada, Sep. 2006, pp. 653-658.
10. M. Litzenberger, C. Posch, D. Bauer, A. Belbachir, P. Schön, B. Kohn, and H. Garn, "Embedded vision system for real-time object tracking using an asynchronous transient vision sensor," in Proc. 12th Digital Signal Processing Workshop, 4th Signal Processing Education Workshop, Grand Teton National Park, WY, Sep. 2006, pp. 173-178.
11. K. Boahen, "Neuromorphic microchips," Sci. Amer., vol. 292, pp. 56-63, 2005.
12. M. Mahowald, An Analog VLSI System for Stereoscopic Vision. Boston, MA: Kluwer, 1994.
13. K. A. Zaghloul and K. Boahen, "Optic nerve signals in a neuromorphic chip: Part I and II," IEEE Trans. Biomed. Eng., vol. 51, no. 4, pp. 657-675, Apr. 2004.
14. E. Grenet, S. Gyger, P. Heim, F. Heitger, F. Kaess, P. Nussbaum, and P.-F. Ruedi, "High dynamic range vision sensor for automotive applications," in Proc. SPIE, 2005, vol. 5663, pp. 246-253.
15. E. Culurciello and A. G. Andreou, "CMOS image sensors for sensor networks," Analog Integr. Circuits Signal Process., vol. 49, pp. 39-51, 2006.
16. X. Qi, X. Guo, and J. Harris, "A time-to-first-spike CMOS imager," in Proc. IEEE ISCAS 2004, Vancouver, BC, Canada, May 2004, pp. 824-827.
17. Q. Luo and J. G. Harris, "A time-based CMOS image sensor," in Proc. IEEE ISCAS 2004, Vancouver, BC, Canada, May 2004, pp. 840-843.
18. M. Azadmehr, J. P. Abrahamsen, and P. Hafliger, "A foveated AER imager chip [address event representation]," in Proc. IEEE ISCAS 2005, Kobe, Japan, May 2005, vol. 3, pp. 2751-2754.
19. J. Costas-Santos, T. Serrano-Gotarredona, R. Serrano-Gotarredona, and B. Linares-Barranco, "A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 7, pp. 1444-1458, Jul. 2007.
20. C. Posch, M. Hofstätter, D. Matolin, G. Vanstraelen, P. Schön, N. Donath, and M. Litzenberger, "A dual-line optical transient sensor with on-chip precision time-stamp generation," in IEEE ISSCC 2007 Dig. Tech. Papers, San Francisco, CA, 2007, pp. 500-501.
21. J. Kramer, "An on/off transient imager with event-driven, asynchronous read-out," in Proc. IEEE ISCAS 2002, Phoenix, AZ, May 2002, vol. 2, pp. 165-168.
22. M. Loose, K. Meier, and J. Schemmel, "A self-calibrating single-chip CMOS camera with logarithmic response," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 586-596, Apr. 2001.
23. S. Kavadias, B. Dierickx, D. Scheffer, A. Alaerts, D. Uwaerts, and J. Bogaerts, "A logarithmic response CMOS image sensor with on-chip calibration," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1146-1152, Aug. 2000.
24. T. Delbruck and C. A. Mead, "Analog VLSI adaptive logarithmic wide-dynamic-range photoreceptor," in Proc. IEEE ISCAS 1994, London, U.K., May 1994, pp. 339-342.
25. T. Delbruck and D. Oberhoff, "Self-biasing low power adaptive photoreceptor," in Proc. IEEE ISCAS 2004, Vancouver, BC, Canada, 2004, vol. 4, pp. 844-847.
26. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 5, pp. 416-434, May 2000.
27. K. A. Boahen, "A burst-mode word-serial address-event link - I: Transmitter design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 7, pp. 1269-1280, Jul. 2004.
28. ChipGen Silicon Compiler. [Online]. Available: https://www.stanford.edu/ group/brainsinsilicon/Downloads.htm
29. P. Lichtsteiner and T. Delbruck, "A 64×64 AER logarithmic temporal derivative silicon retina," Ph.D. dissertation in microelectronics and electronics, Lausanne, Switzerland, 2005.
30. T. Delbruck and P. Lichtsteiner, "Fully programmable bias current generator with 24 bit resolution per bias," in Proc. IEEE ISCAS 2006, Island of Kos, Greece, 2006, pp. 2849-2852.
31. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gómez-Rodríguez, H. K. Riis, T. Delbrück, S. C. Liu, S. Zahnd, A. M. Whatley, R. Douglas, P. Häfliger, G. Jimenez-Moreno, A. Civit, T. Serrano-Gotarredona, A. Acosta-Jiménez, and B. Linares-Barranco, "AER building blocks for multi-layer multi-chip neuromorphic vision systems," in Advances in Neural Information Processing Systems 18, Proc. 2005 Conf., Vancouver, BC, Canada, Dec. 2005, pp. 1217-1224.
32. jAER Open Source Project. 2007 [Online]. Available: http://jaer.wiki. sourceforge.net