High-speed serial AER on FPGA

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 857-860

  Berge, Hans Kristian Otnes ^a   Häfliger, Philipp ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERFACES (MATERIALS); PRINTED CIRCUIT BOARDS;

ADDRESS-EVENT REPRESENTATION (AER); LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS); MULTI-CHIP; SERIAL LINKS;

TELECOMMUNICATION LINKS;

EID: 34548824399     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378041     Document Type: Conference Paper

References (10)

1. J. Lazzaro, J. Wawrzynek, M. Mahowald, M. Silviotti, and D. Gillespie, "Silicon auditory processors as computer peripherals," IEEE Trans. on Neural Networks, vol. 4, no. 3, pp. 523-528, 1993.
2. M. Mahowald, An Analog VLSI System for Stereoscopic Vision. Kluwer, 1994.
3. A. Mortara, E. Vittoz, and P. Venier, "A communication scheme for analog VLSI perceptive systems," IEEE Journal of Solid-State Circuits, vol. 30, no. 6, pp. 660-669, June 1995.
4. P. O. Pouliquen and A. G. Andreou, "Bit-serial address-event representation," Proceedings of Conference on Information Sciences and Systems, March 1999.
5. P. Häfliger, "Asynchronous event redirecting in bio-inspired communication," in Proc. of the eighth IEEE Int. Conf. on Electronics, Circuits, and Systems, vol. 1, Malta, September 2001, pp. 87-90.
6. R. P. Vicente, F. G. Rodriguez, M. A. R. Jodar, A. L. Barranco, G. J. Moreno, and A. A. C. Balcells, "Test infrastructure for address-event-representation communications," Lecture Notes in Computer Science, vol. 3512, pp. 518-526, 2005.
7. A. Athavale and C. Christensen, High-Speed Serial I/O made simple. Xilinx, www.xilinx.com, 2005.
8. A. Widmer and P. Franaszek, "A DC-balanced, partitioned-block, 8b/10b transmission code," IBM J. RES. DEVELOP, vol. 27, no. 5, 1983.
9. Xilinx, RocketIO™ Transceiver User Guide - UG024 v2.5. Xilinx, www.xilinx.com, 2004.
10. K. Boahen, "A burst-mode word-serial address-event link III: Analysis and test results," IEEE Transactions on Circuits and Systems I, vol. 51, no. 7, pp. 1292-1300, July 2004.