LVDS interface for AER links with burst mode operation capability

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 644-647

  Zamarreño Ramos, Carlos ^a   Serrano Gotarredona, Rafael ^a   Serrano Gotarredona, Teresa ^a   Linares Barranco, Bernabé ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BANDPASS FILTERS; CABLES; COMPUTER NETWORKS; TECHNICAL PRESENTATIONS; TRANSMITTERS;

BIT STREAM; COMMUNICATION LINK; HANDSHAKING; INTERNATIONAL SYMPOSIUM;

ELECTRIC NETWORK ANALYSIS;

EID: 51749088349     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541500     Document Type: Conference Paper

References (8)

1. M.S. Silvilotti, Wiring considerations in analog VLSI systems with applications to field programmable networks. Ph. D. Thesis, California Institute of Technology, Pasadena, CA, 1991.
2. R. Serrano-Gotarredona et al, AER Building Blocks for Multi-Layer Multi-Chips Neuromorphic Vision Systems. Advances in Neural Information Processing Systems, NIPS'06, vol.18, pp. 1217-1224.
3. K. A. Boahen, A burst-mode word-serial address-event link-I, II and III. IEEE Transactions on Circuits and Systems I, vol. 51, num. 7, pp. 1269-1300, July, 2004.
4. ANSI/TEIA/EIA-644-1995, Electrical Characteristics of Low Voltage Differential Signalling (LVDS) Interface Circuits. Telecommunications Industry Association, Nov. 15, 1995.
5. Rafael Serrano-Gotarredona, AER-Based Bio-Inspired Architecture for Real-Time Image Convolution. Ph. D. Thesis, University of Seville, 2007.
6. A. Boni, A. Pierazzi, D. Vecchi, LVDS I/O Interface for Gp/s-per-pin Operation in 0.35 μm CMOS. IEEE Journal of Solid-State Circuits, vol. 36, No. 4, pp. 706-711, April, 2001.
7. P. Popescu, A. Solheim, M. Wight, Experimental Monolithic High Speed Transceiver for Manchester Encoded Data. Proceedings of the 1995 Bipolar/CMOS Circuits and Technology Meeting, pp.110-113, October, 1995.
8. A.L. Coban, M.H. Korogolu, K.A. Ahmed, A 2.5-3.125 Gbps Quad Transceiver with Second-Order Analog DLL-Based CDRs. IEEE Journal of Solid State Circuits, vol. 40, No.9, pp. 1940-1947, September 2005.