A serial communication infrastructure for multi-chip address event systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 648-651

  Fasnacht, Daniel B ^a   Whatley, Adrian M ^a   Indiveri, Giacomo ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION; COMPUTER NETWORKS; LAPTOP COMPUTERS; TECHNICAL PRESENTATIONS;

COMMUNICATION INFRASTRUCTURES; INTERNATIONAL SYMPOSIUM; MULTI-CHIP;

EMBEDDED SYSTEMS;

EID: 51749084209     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541501     Document Type: Conference Paper

References (18)

1. U. Mallik, R. J. Vogelstein, E. Culurciello, R. Etienne-Cummings, and G. Cauwenberghs, "A real-time spike-domain sensory information processing system," in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 3, 2005, pp. 1919-1922.
2. T. Y. W. Choi, P. A. Merolla, J. V. Arthur, K. A. Boahen, and B. E. Shi, "Neuromorphic implementation of orientation hypercolumns," IEEE Transactions on Circuits and Systems I, vol. 52, no. 6, pp. 1049-1060, 2005.
3. E. Chicca, A. M. Whatley, V. Dante, P. Lichtsteiner, T. Delbrück, P. Del Giudice, R. J. Douglas, and G. Indiveri, "A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity," IEEE Transactions on Circuits and Systems I, Regular Papers, vol. 5, no. 54, pp. 981-993, 2007.
4. R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gómez-Rodríguez, H. Kolle Riis, T. Delbrück, S. C. Liu, S. Zahnd, A. M. Whatley, R. J. Douglas, P. Häfliger, G. Jimenez-Moreno, A. Civit, T. Serrano-Gotarredona, A. Acosta-Jiménez, and B. Linares-Barranco, "AER building blocks for multi-layer multi-chip neuromorphic vision systems," in Advances in Neural Information Processing Systems, S. Becker, S. Thrun, and K. Obermayer, Eds., vol. 15. MIT Press, Dec 2005.
5. P. Lichtsteiner, T. Delbrück, and C. Posch, "A 100dB dynamic range high-speed dual-line optical transient sensor with asynchronous readout," in Proceedings of IEEE International Symposium on Circuits and Systems. IEEE, 2006.
6. V. Chan, A. van Schaik, and S.-C. Liu, "Spike response properties of an aer ear," in Proceedings of IEEE International Symposium on Circuits and Systems. IEEE, 2006.
7. G. Indiveri and S. Fusi, "Spike-based learning in VLSI networks of integrate-and-fire neurons," in Proc. IEEE International Symposium on Circuits and Systems, ISCAS 2007, 2007, pp. 3371-3374.
8. M. Mahowald, "VLSI analogs of neuronal visual processing: a synthesis of form and function," Ph.D. dissertation, Department of Computation and Neural Systems, California Institute of Technology, Pasadena, CA., 1992.
9. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 5, pp. 416-434, May 2000, http://www.neuroengineering.upenn.edu/publications/-papers/kwabena/BoahenAER2. pdf.
10. R. Berner, T. Delbruck, A. Civit-Balcells, and A. Linares-Barranco, "A 5 Meps $100 USB2.0 Address-Event Monitor-Sequencer interface," in IEEE International Symposium on Circuits and Systems, 2007.
11. H. K. O. Berge and P. Häfliger, "High-Speed Serial AER on FPGA," in IEEE International Symposium on Circuits and Systems, 2007.
12. P. A. Merolla, J. V. Arthur, B. E. Shi, and K. A. Boahen, "Expandable networks for neuromorphic chips," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 54, no. 2, pp. 301-311, Feb. 2007.
13. "PATA - Parallel ATA - ATA/ATAPI," http://www.t10.org/t13/ project/-d1532v3r4a-ATA-ATAPI-7.pdf.
14. "SATA - Serial ATA," http://www.sata-io.org/.
15. "SDCC - Small Device C Compiler," http://sdcc.sourceforge.net/.
16. Texas Instruments, "Ti TLK3101 data sheet," http://www.ti.com/.
17. A. Abusland, T. S. Lande, and M. Hovin, "A vlsi communication architecture for stochastically pulse-encoded analog signals," in IEEE International Symposium on Circuits and Systems, vol. III. IEEE Press, May 1996, pp. 401-404.
18. L. M. Reyneri, "A performance analysis of pulse stream neural and fuzzy computing systems," IEEE Trans. Circuits and Systems - II: Analog and Digital Signal Processing, vol. 42, no. 10, pp. 642-660, October 1995.