Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 9, 2006, Pages 843-847

  Cheng, Shanfeng ^a   Tong, Haitao ^a   Silva Martinez, Jose ^a   Karsilayan, Aydin Ilker ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Charge pump; charge pump; current variation; differential; glitch; mismatch; phase locked loop (PLL)

Indexed keywords

CAPACITORS; ELECTRIC CHARGE; ELECTRIC CURRENTS; ELECTRIC DISCHARGES; ELECTRIC NETWORK ANALYSIS; OPTIMIZATION; PHASE LOCKED LOOPS;

CHARGE PUMP; CURRENT VARIATION; OUTPUT VOLTAGE;

NETWORKS (CIRCUITS);

EID: 34047180493     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.879100     Document Type: Article

References (13)

1. W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” in Proc. Int. Symp. Circuits Syst., May–Jun. 1999, vol. 2, pp. 545–548.
2. E. Juarez-Hernandez and A. Diaz-Sanchez, “A novel CMOS charge-pump circuit with positive feedback for PLL applications,” in Proc. Int. Conf. Electron., Circuits Syst., Sep. 2001, vol. 1, pp. 349–352.
3. B. Bahreyni and I. M. Filanovsky, “A novel design for deadzone-less fast charge pump with low harmonic content at the output,” in Proc. Midwest Symp. Circuits Syst., Aug. 2002, vol. 3, pp. III-397–III-400.
4. R. C. H. Beek and C. S. Vaucher, “A 2.5-10-GHz clock multiplier unit with 0.22-ps RMS jitter in standard 0.18-µm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1862–1872, Nov. 2004.
5. J. F. Parker and D. Weinlader, “A 15 mW 3.125 GHz PLL for serial backplane transceivers in 0.13 µm CMOS,” in Proc. Int. Solid-State Circuits Conf., 2005, pp. 412–413.
6. D. M. W. Leenaerts and J. V. der Tang, Circuit Design for RF Transceivers. Boston, MA: Kluwer, 2001, ch. 7.
7. T. S. Cheung and B. C. Lee, “A 1.8-3.2-GHz fully differential GaAs MESFET PLL,” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 601–605, Apr. 2001.
8. N. D. Dalt and C. Sandner, “A Subpicosecond Jitter PLL for Clock Generation in 0.12 pm Digital CMOS,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1275–1278, Jul. 2003.
9. B. Terlemez and J. P. Uyemura, “The design of a differential CMOS charge pump for high performance phase-locked loops,” in Proc. Int. Symp. Circuits Syst., May 2004, vol. 4, pp. IV-561-4.
10. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001, ch. 15, pp. 550–556.
11. J.-S. Lee and M.-S. Keel, “Charge pump with perfect current matching characteristics in phase-locked loops,” Electron. Lett., vol. 36, pp. 1907–1908, Nov. 2000.
12. J. N. Babanezhad, “A rail-to-rail CMOS op amp,” IEEE J. Solid-State Circuits, vol. 23, no. 12, pp. 1414–1417, Dec. 1988.
13. I. A. Young and J. K. Greason, “A PLL clock generator with 5 to 10 MHz of lock range for microprocessors,” IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1599–1607, Nov. 1992.